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Integration of alternative materials and devices with CMOS will expand functionality and
improve performance of established applications in the era of diminishing returns from
Moore’s Law scaling. In particular, integration of thin-film magnetic materials will enable
improvements in energy efficiency of digital computing applications by enabling integrated
power conversion and management with on-chip power inductors. Integrated voltage reg-
ulators will also enable fine-grained power management, by providing dynamic scaling of
the supply voltage in concert with the clock frequency of synchronous logic to throttle
power consumption at periods of low computational demand. Implementation of integrated
power conversion requires high capacity energy storage devices. This is best achieved with
integration of thin-film magnetic materials for high quality on-chip power inductors.
This thesis describes a body of work conducted to develop integrated switch-mode
voltage regulators with thin-film magnetic power inductors. Soft-magnetic materials and in-
ductor topologies are selected and optimized, with intent to maximize efficiency and current
density of the integrated regulators. Custom integrated circuits are designed and fabricated
in 45nm-SOI to provide the control system and power-train necessary to drive the power in-
ductors. A silicon interposer is designed and fabricated in collaboration with IBM Research
to integrate custom power inductors by 2.5D chip stacking, enabling power conversion with
current density greater than 10A/mm2. The concepts and designs developed from this work
will enable significant improvements in performance-per-watt of future microprocessors.
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Silicon integrated circuits have enabled a vast technological revolution over the past 50
years. This is largely a consequence our ability to reduce transistor dimensions and volt-
ages, which allows more transistors to be included on a silicon chip, providing greater
functionality while consuming less power. The value added from transistor scaling has been
so great, that other aspects of our electronic systems have been, at-times, ignored as semi-
conductor companies and researchers chase the scaling curve. An important example of this,
is in the DC-DC voltage regulators that power digital microprocessors. As computational
performance of microprocessors has made fantastic strides over the past 30 years, there has
been little innovation in the voltage conversion and regulation circuitry that powers these
microprocessors.
It has recently become evident that today’s power delivery paradigm, where a buck
converter resides on the motherboard and provides power to the microprocessor, is no longer
adequate for modern microprocessors and Systems-on-Chip (SoCs). Power converters must
achieve higher levels of integration in order to efficiently deliver power at increasingly scaled
voltage levels, and facilitate new power management features to improve performance-per-
watt. The obstacle to achieving such levels of integration stem from the absence of energy
storage devices, inductors and capacitors, with sufficient density to be included on-chip or in-
package. This dissertation describes a body of work undertaken to advance the integration
2of voltage conversion and regulation circuitry by developing inductors that can be integrated
on-chip, along with the control systems and packaging techniques necessary to achieve a
fully integrated voltage regulator.
The integration of power inductors requires a dramatic reduction in the size of the
device, but first order equations indicate that inductance is proportional to the device’s
volume. A 1000x reduction in inductor volume will result in 1000x reduction in inductance.
For this reason, high permeability magnetic materials must be incorporated to compensate
for the reduced volume. Still, the scaled power inductors will not achieve inductance values
similar to their board level counterparts, and so the switching periods of these devices must
be significantly reduced. Effective implementation of an integrated voltage regulator (IVR)
requires an understanding of the design trade-offs spanning all aspects of the system, from
the behavior of the magnetic material to the operation of the control system and its host.
The IVR system described in this work enables efficient, high density power conver-
sion with robust, high bandwidth regulation. This technology will enable improved energy
efficiency in a range of electronic systems, especially digital computing platforms, and polar
radio-frequency transmitters.
1.1 Thesis outline
Chapter2 describes the the fundamentals of relevant DC-DC power conversion tech-
niques and their various merits and disadvantages.
Chapter3 describes the control and circuit developments that are required for effective
and robust implementation of integrated voltage regulators.
Chapter4 describes the design, fabrication and test of thin-film magnetic core inductors
which may be integrated into the back-end-of-line (BEOL) of a CMOS fabrication process.
Chapter5 describes the integration of thin-film magnetic core inductors with a multi-
phase buck converter for integrated power conversion.
3Chapter6 summarizes the original contributions this body of work has made to the





At the center of all modern computers is an integrated circuit (IC) microprocessor. Over the
last 40 years, transistor scaling has resulting in dramatically more computation power for
the same energy dissipation. This scaling of processor power has been largely responsible
for the proliferation of mobile computing devices (e.g. smart-phones and laptops), as well as
the drastic performance improvements realized in desktop and server computers. With the
end of transistor scaling, future improvements in computation efficiency (performance-per-
Watt) are requiring workload parallelism with increasing degrees of workload variability on
individual processor cores. Early efficiency improvements, such as clock and power gating,
focused on reducing wasted current. Unfortunately, efficiency improvements from clock
gating have practically been exhausted in commercial processors, and benefits from power
gating are stifled by its high architectural overhead as all digital state must be saved when
a processor core enters a power gated mode [1].
Further efficiency improvements come from more complex management of energy-
delay tradeoffs with aggressive and dynamic scaling of supply voltages. Industry consensus
is that near optimal performance-per-watt could be achieved with a system-level technique
that allows fine-tuned control of a processor’s supply voltage and clock frequency in ac-
cordance with changing demands for computational throughput, a technique known as
5dynamic voltage and frequency scaling (DVFS) [2]. Advanced modeling has shown that
an effective DVFS implementation could reduce processor operating power by up to 20%
for some workloads [3, 4], however, it would require voltage scaling to be conducted with
spatial and temporal resolution that is only possible with an in-package or on-chip volt-
age regulator approach. This technology is currently not available, primarily because the
required energy-storage devices, inductors, are not available in a form factor that can be
integrated into an IC or its package. Currently, power is delivered to the processor from a
voltage regulator (VR) that resides on the motherboard (MB) in the area surrounding the
processor as shown in Fig. 2.1. This VR typically receives 12V DC and down-converts to a
supply voltage level that is required for proper operation of the processor. Unfortunately,
a single VR requires a large amount of board area as illustrated in Fig. 2.2 and requires
several microseconds to dynamically scale the supply voltage, which is inadequate for ef-
fective implementation of DVFS where workloads can change within tens of nanoseconds.
Around 40% of high performance MB space is occupied by VRs, and the highest efficiency
of the best VRs is typically below 80% [5]. Even in mobile applications where space is a
premium, VRs consume greater than 20% of motherboard area available for ICs as shown
in Fig. 2.3, while 30% of total device volume is associated with power when considering the
battery. Furthermore, implementing multiple independently scalable supply voltages with
VRs requires even more board area and the partitioning of package resources that degrades
the quality of the power delivery network (PDN) and consequently increasing I2R losses
and transient voltage droop.
Figure 2.1: Illustration of typical voltage regulator the resides on the mother board to power
digital processors.
6Figure 2.2: Typical high performance mother board (MB) with voltage regulators (VR)
occupying 40% of board area.
Figure 2.3: Image of the mother board for an IPhone 3GS, where voltage regulators and
power control circuitry is outlined. Greater than 20% of board area available for ICs is
consumed by power regulation circuitry.
7I2R losses in the power distribution network (PDN) are significant when highly scaled
voltages are delivered from the board. In a typical PDN (Fig. 2.4) [6], a resistance from
the VR to the processors package of 0.7 mΩ dissipates 7 W of power for 100 W load at
1 V. In addition, VRs require power supply margins that degrade energy efficiency. The
high-frequency impedance of the PDN limits the VRs ability to suppress voltage overshoot
in the event of load current transients; consequently, modern VR specifications stipulate
that the supply voltage follow a load-line commonly given as vout = VZL − RLL · iO , where
vout is the processor supply voltage, VZL is the desired vout at zero load, RLL is the desired
load-line resistance, and iO is the load current. Implementation of load-line control reduces
the VR size and cost required to maintain the output voltage within the allowed tolerance
during load transients. However, when the system is not operating at maximum power
consumption, the load-line is a source of inefficiency as vout will be greater than the minimum
supply voltage, VMIN = VZL − RLL · IO ,MAX , where IO ,MAX is the maximum load current.
The wasted power will be PLL = iO · RLL(IO ,MAX − iO). For a typical value for RLL of 1
mΩ [6], a processor with IO ,MAX of 100 A operating at 50 A and 1 V will waste 2.5 W in
the load-line implementation. If the PDN impedance were smaller, the value of RLL and
hence the load-line inefficiency could be reduced.
While the area and efficiency benefits of increased VR integration are clear, efforts
to realize these benefits have been hampered by difficulty in scaling inductors. The fun-
Figure 2.4: Power Distribution Network for a modern high-performance microprocessor,
from VRM to CPU package as described in Intel’s VRM specification [6].
8damental operation of switched-mode power conversion is a periodic storing of energy into
some reservoir and subsequent discharge of this energy at a converted voltage level. In buck
converters, the inductor serves as this reservoir and limits the total amount of energy that
can be stored in a switching period. Recent work has demonstrated that dramatic increases
in switching frequency can be used in cutting-edge CMOS processes with limited impact to
efficiency [7–10]. However, to achieve efficiencies greater than 90%, switching frequencies
are still limited to 100MHz as shown in Fig. 2.5, which consequently requires inductance
values on the order of tens of nano-Henries.
These inductance values are already 100× less than those typically used for board
level VRs, but integration of even 10nH still poses a significant challenge. Spiral inductors or
other topologies that can be integrated into the back-end-of- line (BEOL) of a typical CMOS
process are too resistive to provide efficient on-chip power conversion at reasonable current
densities [11]. Surface mount technology (SMT) air-core inductors offer improved quality,
but their aspect ratio makes them rather cumbersome, only delivering 50nH/mm3 [12],
which limits integrated power delivery to coarse power domains.
The inclusion of magnetic materials in semiconductor processing is a promising ap-
proach to improve inductance density. Placing a high permeability material in the path of
the inductor’s magnetic flux reduces magnetic reluctance and consequently increases induc-
tance. Unfortunately, the response of high permeability magnetic material saturates in the
presence of large DC currents. At the same time, eddy currents and domain motion can
introduce additional sources of inductor loss. As a result, designers are forced to trade-off
material permeability for a practical saturation current and low hysteretic losses, which
subsequently results in relatively poor inductance density [13–15]. The size of the resul-
tant devices typically requires the use of isotropic magnetic materials such as ferrites or
magnetically impregnated epoxies, which can be applied with non-planar processing tech-
niques. These materials, however, offer reduced permeability and saturation magnetization
and increased coercivity relative to thin-film magnetic materials. The highest level of VR
integration commercially available uses magnetic inductors of this kind in stand-alone power
9Figure 2.5: Plot showing ideal efficiency (in the absence of inductor losses) for all of the
different transistor variants in the IBM CMOS7HV process (180nm).
Figure 2.6: Power supplies in package (PSIP) encompass the power-conversion and control
silicon along with the inductor and other passives; the power inductor dominates the module
space. The parts labeled A indicate Linear Technology silicon; B indicates magnetics; and
C indicates capacitors, resistors, and diodes.
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supplies in package (PSIP). The Enperion EN5396 achieves the highest current density on
the market today at 40mA/mm3, but the power density of this part and other PSIPs is
limited by the bulky inductors [16,17], as shown in Figs. 2.6 and 2.7.
Until recently, integrated inductors that offered both low losses and high inductance
density were unavailable. Planar spiral or other inductor topologies that can be constructed
using the interconnects of a typical CMOS process are too resistive to provide efficient on-
chip power conversion at reasonable current densities [11]. The efficient use of surface
mount technology (SMT) air-core inductors, which can provide a current density up to
1.7A/mm2 [18], has been successfully demonstrated. However, the size and discrete nature
of these devices hinders the scalability of any IVR incorporating discrete SMT inductors.
Fortunately, advances have recently been made in the development of integrated thin-film
magnetic power inductors that are highly scalable and capable of delivering current densities
as high as 8A/mm2 [19–21]. These inductors have been included in IVR prototypes by on-
chip integration [22] and chip stacking [23], demonstrating the eventual feasibility of highly
scalable and efficient switched-inductor IVRs.
These new approaches to scaled voltage regulation for computing devices also promise
significant impact on electricity consumption in the United States and abroad by improv-
ing the efficiency of all computational platforms. In 2006, servers and datacenters in the
United States consumed an estimated 61 billion kWh or about 1.5% of the nation’s total
energy consumption [24]. Federal Government servers and data centers alone accounted for
about 10 billion kWh, for a total annual energy cost of about $450 million [24]. Based upon
growth and efficiency trends, like those shown in Fig. 2.8, estimates place current server
and datacenter power consumption at nearly 85 billion kWh in the US and at almost 280
billion kWh worldwide [25]. Similar estimates place national desktop, mobile and portable
computing at 80 billion kWh combined [26]. While national electricity utilization for com-
putation amounts to only 4% of current usage, it is growing at a rate of about 10% a year
with volume servers representing one of the largest growth segments due to the increasing
utilization of cloud-based services. The percentage of power that is consumed by the pro-
11
cessor in a server varies but can be as much as 30% of the total power utilization, with an
additional 50% associated with heat removal [24]. The approaches considered here should
allow energy efficiency gains as high as 30% in processors for all computing platforms, from
high-end servers to smart phones, resulting in a direct annual energy savings of almost 15
billion kWh nationally, and 50 billion kWh globally.
Incorporating magnetic materials into CMOS manufacturing also promises to im-
prove the competitiveness of the US semiconductor industry while at the same time galva-
nizing a design infrastructure based on the power electronics enabled by these technologies.
The market for these technologies will include high-end server platforms as well as consumer
electronics, which will help drive manufacturing volumes. Figs. 2.2 and 2.3 illustrate that if
integrated voltage regulators are introduced into desktop and mobile computing platforms,
they can reduce motherboard area by up to 35% and 15% respectively, further reducing
overall manufacturing costs. The estimated cost for over 700 discrete components that
compose the power regulators in the Dell PowerEdge SC1435, a high-powered server is $78.
The estimated cost for the 31 discrete power components in Apples iPad 2 is $10.20. Adop-
tion of integrated voltage regulators in each of these products will reduce component cost by
an estimated 40%, with additional savings due to reduced assembly and motherboard costs.
The same integrated power regulation concepts that are proposed for regulation of digital
power supplies can be extended to RF power amplifiers in the form of polar transmitter
architectures, which would result in even greater improvement in battery life for mobile
products such as phones, tablets and laptops.
2.2 Review of DC-DC Converter Topologies
The past 100 years have seen a remarkable improvement in electrical switch technology,
particularly with the advent of solid-state devices. These new switch technologies have
impacted countless aspects of our lives by facilitating significant improvements in electrical
circuits. DC-DC converters, in particular, have benefited from improved electrical switches
that provide fast switching times with low on-resistance, as these switches can be used to
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Figure 2.7: The Enperion EN5364 represents the highest level of buck converter integration
commercially available, yet the current density of this product line is only 40mA/mm3, with
a height of 2mm that precludes integration in a processor’s package.
Figure 2.8: ITRS Roadmap for x86 micro process power consumption showing an increase
of power consumption in x86 microprocessors over the past 10 years.
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construct switch-mode power converters. Switch-mode power converters work by periodi-
cally switching electricity into an energy reservoir, such as a capacitor or an inductor, and
then drawing the power off at a different potential. This switch-mode conversion process,
from one DC voltage to another, can be extremely efficient, especially in comparison to
alternative conversion processes, such as linear regulation, which essential down-convert
power by dissipating some of the electrical energy as heat.
The absence of efficient DC-DC power converters at the end of the nineteenth century
is partly responsible for the large-scale adoption of AC power for electrical power distribution
in the United States and abroad [27]. Without efficient DC-DC power converters, electricity
had to be distributed at relatively low voltages, around 100V, and so large power draws
resulted in high currents and consequently, large I2R losses. New electrical switch technology
such as MOSFETs and IGBTs have enabled DC-DC power conversion with a wide range of
input voltages, as high as 800kV, with conversion efficiencies as high as 99%. The availability
of efficient high voltage DC-DC conversion makes high voltage DC power transmission
cheaper and more efficient than AC power transmission, which is why we see an increasing
number of high voltage DC links throughout the world. At the same time, new CMOS FET
technology continues to enable efficient DC-DC power conversion at lower voltages with
shorter switching periods. As indicated in Fig. 2.5, even a relatively mature 0.18µm CMOS
node can achieve greater than 90% switching efficiency at 50MHz. Newer CMOS processes
enable efficient DC-DC power conversion at frequencies as high as 200MHz [28]. Switching
at higher frequencies allows a reduction in the energy reservoir, inductor or capacitor, and
consequently improves the scalability of the power converter. The use of high switching
frequencies with cutting-edge CMOS has enabled exploration of integrated switch-mode
DC-DC power converters as an alternative to board level power converters.
2.2.1 Performance Metrics for Switch-Mode Power Converters
The primary performance metrics for DC-DC power converters are efficiency, output volt-
age ripple, current density and available conversion ratios. The primary objective of a
14
switched-mode power supply is to efficiently convert power from one voltage to another.
Efficiency can be degraded by losses from periodic switching of FET gate capacitance and
other parasitic capacitances, along with the resistive losses from the FETs and storage ele-
ments, inductors and/or capacitors. Because switch-mode power converters convert power
by periodically charging an energy reservoir and then discharging to the load, there will
be some variation in the output voltage at the switching frequency, this variation is known
as voltage ripple. A large amount of voltage ripple can degrade efficiency and impair the
operation of the load, voltage ripple is typically suppressed by placing a capacitor across the
load which acts as a low-pass filter, larger capacitors will result in less voltage ripple. The
current density of a converter is the amount of current that can be delivered per volume
occupied by the converter. Some applications, such as IVRs, require very dense converter
implementations to be effective. The conversion ratio of a power converter is the ratio of
input voltage to output voltage. Generally, it is desirable to have flexibility in conversion
ratio, allowing many different output voltages to be efficiently derived from a single input
voltage, this is particularly important in implementations where dynamic scaling of the
supply voltage will be used to conserve power.
2.2.2 Switched-Capacitor Power Converters
Switched-capacitor (SC) converters work by periodically moving charge onto and off-of a
capacitor. Figure 2.9, shows a simple implementation of a 2:1 SC down-converter. The
flying capacitor has switches on both terminals. In the first phase the positive terminal is
connected to the input voltage and the negative terminal is connected to the output, during
the second phase, the positive terminal is connected to the output and the negative terminal
is connected to ground. With periodic switching between the two phases the flying capacitor
will be charged in the first phase, and then share its charge with the output capacitor in the
second phase, raising the output voltage. Once the converter reaches steady-state, there will
only be a small difference between the voltage across the flying capacitor and the output
capacitor, the voltages across each will be approximately Vg/2.
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Figure 2.9: Diagram of basic 2:1 switched-capacitor down-converter.
16
There are four dominant loss mechanisms in SC converters, the intrinsic loss from
charging and discharging the flying capacitor (2.1), the resistive losses from passing current
through the switches (2.2), the loss associated with charging and discharging the parasitic
capacitances on the positive and negative terminals of the flying capacitor (2.3) and the











Pbott−cap = V 2oMbottCbottfsw (2.3)
Pgate−cap = V 2swWswCgatefsw (2.4)
In equation 2.1, IL is the load current, Mcap is a constant relating to the converter
converter topology (Mcap = 2 for 2:1 converter), Cfly is the value of the flying capacitor
and fsw is the switching frequency. In equation 2.2, Ron is the unit on-resistance of the
switches, Wsw is the total width of all switches, and Msw is another constant relating to
converter topology (Msw = 8 for 2:1 converter). For equation 2.3, Vo is the output voltage,
Cboot is the bottom plate capacitance and Mbott is yet another constant relating to converter
topology (Mboot = 1 for 2:1 converter). With all of these sources of loss, efficiencies as high
as 90% have been demonstrated [30].
A major advantage of SC converters for use in IVRs is that high density capacitors
are already available in the majority of CMOS technologies. For this reason, no process
modifications or additions are necessary to realize this type of converter. The disadvantages
of SC converters are that they typically can only support one output voltage level, and that
they utilize a large amount of area in the front-end-of-line of a CMOS process. Also, the
majority of SC demonstrations achieve peak efficiencies no higher than 80% using standard
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MOS capacitors [29], the most successful SC implementations have achieved 90% efficiency,
but only by using deep-trench capacitors, which are not supported in the majority of CMOS
processes.
2.2.3 Switched-Inductor Power Converters
Similar to SC converters, there exist a variety of switched-inductor converters for DC-DC
power conversion applications. This manuscript will concentrate on the class of switched-
inductor down-converters know as buck converters. Fig. 2.10 shows a basic implementation
of a buck converter. The circuit works by generating a pulse-width modulation (PWM)
signal Vs with duty cycle D and amplitude of Vg. The average of the PWM signal is the
desired output voltage D · Vg = Vout. In the first phase of the buck converter switching




L . In the second phase, Vs will be low and the inductor current will decrease at a rate
of dILdx =
−Vout
L . In steady-state operation, the change in the inductor current during each
phase will be equal and opposite, ∆IL,1 = D ·Ts Vs−VoutL = −(1−D) ·Ts−VoutL , which reduces
to D · Vs = Vout. This result matches our intuition, where we recognize that the LC circuit
combination will act as a lossless low-pass filter, which will pass the DC value of Vs to the
output voltage, while rejecting the spectral content above the LC resonance frequency.
The four major sources of loss in buck converters are, the resistive losses from passing
current through the switches (2.5), the resistive losses from passing current through the
parasitic resistance of the inductor (2.6), the loss associated with charging and discharging
the parasitic capacitances on at the Vs node (2.7), and the loss from charging and discharging









L · rsl (2.6)
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Figure 2.10: Diagram of basic switched-inductor down-converter (buck).
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Pbridge−cap = V 2g Cbridgefsw (2.7)
Pgate−cap = V 2g WswCgatefsw (2.8)
In equation 2.5, IL is the load current, Ron is the unit resistance of the switches and
Wsw is the switch width. In equation 2.6, rsl is the effective series resistance of the power
inductor. In equation 2.7, Cbridge is the parasitic capacitance at the bridge node, Vg is the
input power supply level, and fsw is the switching frequency. For equation 2.8, Cgate is the
unit capacitance of the switches.
Buck converters have several advantages over SC converters. First, Buck converters
can provide a continuous range of conversion ratios from 0 to 1, and it is common to see
buck converters that achieve greater than 90% efficiency over the majority of that con-
version range. This is a major advantage in the context of integrated voltage regulators,
where supply voltages will need to be dynamically scaled with computational workload.
Buck converters also provide better output regulation than SC converters because a feed-
back controller can be included to dynamically control the buck converter duty cycle, and
accordingly, the output voltage, in response to changes in load current. SC converters can
only provide regulation by modulating the converters switching frequency, which in turn
modulates the converters output impedance and the intrinsic voltage drop across the con-
verter, this process directly affects the SC converters efficiency and the spectral content of
its output voltage. The primary disadvantage of buck converters, is that they require high
quality inductors to achieve efficient conversion. While a variety of inductors are available
for applications that are not volume constrained, there are no commercially available in-
ductors that are suitable for high current density, efficient on-chip power conversion. In
this work, we demonstrate the design and fabrication of thin-film magnetic inductors that
are suitable for integrated power conversion. We also demonstrate new feedback control
approaches that further reduce the cost of switched-inductor IVRs. Finally, we demon-
strate a complete IVR system, employing our thin-film inductors and control schemes, to
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prove that this technology provides a viable and attractive alternative to board level voltage
regulators.
2.2.4 Multi-Phase Switch-Mode Power Converters
Both switched-capacitor and switched-inductor power converters benefit from multi-phase
interleaved implementations where multiple parallel converters provide current to the same
output voltage node, and operate at the same switching frequency, but with different phase.
Each of the parallel phases for interleaved converters, which will from now-on be called
hardware phases (HPs), operate with the same switching period, but equally spaced in the
phase domain. As an example, for the case of two HPs, the switching cycles will be 180◦
out of phase, and for the case of three HPs, the switching cycles will be 120◦ out of phase.
For buck converters, each HP will operate with the same duty cycle.
For SC converters, the use of interleaved phases results in an effective extension of
the switching frequency without increased switching losses. The SC output voltage ripple





For buck converters, the use of interleaved phases is also effective at reducing output
voltage ripple. In buck converters, each inductor is conducting current to the inductor for
the entire switching period, and so rather then a simple increase in the effective switching
frequency, the use of interleaved phases results in deconstructive interference of the spectral
content from each inductor. Consequently, the output voltage ripple can be reduced to 0V
at specific duty cycles, when D∗ = mod(D, 1/N), is equal to zero, where D is the buck
converter duty cycle and N is the number of phases. For the case of multiple interleaved





where VIN is the buck converter input supply voltage, Tsw is the switching period,
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N is the number of phases in a multi-phase converter and Lφ is the filter inductance of each
phase [31]. The expression for output voltage ripple, ∆VOUT,p−p, including the effects of










Where COUT is the output capacitance, SRF is the capacitor’s self resonant fre-
quency, and τC is the capacitor’s RC time constant. The use of multiple interleaved phases
can also improve the achievable loop-bandwidth of a buck converter. The resonant fre-
quency of the LC filter in the buck converter will be extended by
√
N , which allows for
either a reduction in the output resistance of the converter or a reduction in the output
capacitance by a factor of N .
2.3 Review of Voltage Regulator Control Systems
DC-DC voltage regulators for microprocessors have evolved to provide improved voltage
regulation and efficiency at lower cost, over the past several decades. Modern voltage regu-
lator module (VRM) implementations are almost excessively switched-inductor converters
and typically consist of a collection of discrete surface mount electrical components and
controller ICs, as shown in Fig. 2.11. The majority of VRM vendors aim to meet the
microprocessor’s VRM specification, [6], with the lowest cost solution possible. There is a
disconnect between the microprocessor and VRM vendors and consequently the majority of
VRM innovations focus on reducing VRM cost while still meeting the specification, rather
than improving VRM performance to facilitate improved microprocessor performance. Even
with a cost-centric attitude toward VRM development, state-of-the-art VRMs exhibit ex-
ceptional output voltage regulation and efficiency, and provide an invaluable reference for
future IVR controllers.
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Figure 2.11: A Voltage Regulator Module (VRM) is a plastic card that is populated with
the discrete components required for DC-DC power conversion. This voltage regulator form
factor represents the highest DC-DC power converter density that would be found in high
current applications, such as servers.
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2.3.1 Constraints on Voltage Regulators Control Systems
There are two fundamental constraints on controllers for switched inductor voltage regu-
lators: the conventional feedback stability constraint as explained by the Barkhausen sta-
bility criterion and the limit on unity gain bandwidth relative to switching frequency that
avoids chaotic behavior in switch-mode converters. The Barkhausen stability criterion has
been exhaustively examined and described in other works and so is not discussed further
here [32]. A lesser know phenomena is the occurrence of multiple switching or chaotic be-
havior in switch-mode converters when the unity gain bandwidth of the feedback controller






Where fUG is the feedback controller unity gain bandwidth, N is the number of
phases in a multi-phase interleaved converter, fsw is the converter switching frequency and
α is a constant. The upper limit for this stability constraint uses α = 3, [34], however, α = 6
has been recommended for practical designs [35]. Because of the reduced modulation delay
with a multi-phase interleaved controller, it has been suggested that the stable upper limit
for the feedback bandwidth can be extended by N [36]. The feedback stability constraint,
and switch-mode stability constraint together hold IVR controllers to an upper bound on
feedback response.
2.3.2 Performance Metrics for Voltage Regulator Control Systems
Voltage regulators are designed to maintain a specified output voltage regardless of changes
in external conditions. For the case of DC-DC voltage converters, the most commonly chang-
ing parameters are the input voltage and load current, the controller’s ability to maintain
the output voltage with changes in these parameters is termed the line and load regulation
respectively. Achieving good line and load regulation generally requires a combination of a
high-bandwidth controller and input and output decoupling capacitances, to provide a low
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impedance on the input and output of the converter at frequencies beyond the controller
bandwidth. This presents a cost incentive to develop higher bandwidth control systems,
that require less capacitance.
2.3.3 Control Approaches
Several control approaches have been developed to provide good load and line regulation
with high bandwidth. Almost all switched-inductor voltage regulators employ feedback
control systems as shown in Fig. 2.12, [37]. In this type of control system, the output
voltage is measured and compared with the reference, or input, value to generate an error
signal. The error signal is then passed to the compensator, where the error is amplified and
compensated. Subsequently, the signal is passed to the actuator, which converts the signal
to drive the plant.
In the case of a buck converter, the measurement function would be provided by an
analog-to-digital converter (ADC) if the control system is digital; for analog converters the
measurement function is not necessary. The compensator dynamically amplifies the error
signal, which is the difference between the input and the measured output, to determine
the feedback response. A combination of proportional, integral and differential (PID) gain
is typically applied in the controller, whether the system is digital or analog. For fixed fre-
quency buck converters, the actuator typically generates a pulse-width-modulation (PWM)
signal that is proportional to the controller output. For low current applications pulse-
frequency-modulation (PFM) may be used [37]. The PWM signal then drives the plant, or
in this case, the power train, which consists of the buck converter half-bridge, the inductor
and output capacitor.
With PID compensation the control system can provide excellent low frequency
regulation and a unity-gain bandwidth that is constrained for feedback stability and con-
sequently resides slightly above the LC resonant frequency of the power train. A higher
bandwidth can be achieved by increasing the LC resonance, but the switching frequency
may also need to increase to avoid multiple switching or chaotic behavior, unfortunately,
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increased switching frequency will likely lead to increased losses and may therefore not be
practical. Therefore, a typical design methodology would set the switching frequency, fsw,
as high as possible while achieving the required efficiency, and would then set the LC res-
onance so that the the unity gain bandwidth is fsw/6 [31]. In this way, a control system
with linear feedback can achieve the highest bandwidth possible.
There are two popular methods to extend a feedback control system’s bandwidth,
feedforward control and nonlinear control. Feedforward control uses an additional input to
the controller that is not influenced by the output of the power train, thus the additional
input does not create any closed loop that is constrained for feedback stability. For buck
converters, the load current is commonly used as a feedforward variable. The control system
can track changes in the load current, and estimate the required response from the power
train so that there is minimal variation in the output voltage. Because the control system
does not control the load current, the feedforward path does not form a closed-loop and the
frequency response of the path is not constrained for feedback stability. The feedforward
path can therefore achieve a higher bandwidth, which extends the bandwidth of the entire
control system.
Feedforward control has been shown to be effective at extending controller bandwidth
in general [31], but measuring the load current is usually not practical. It is possible to
use an estimate for the load current, however, at high frequencies this can be very difficult
and any resultant error can lead to unexpected behavior, also, the latency associated with
generating an estimate can be large enough to render the feedforward path ineffective.
Finally, in the event of a worst-case transient, the converter response may saturate, when
Figure 2.12: Diagram of a conventional feedback controller [37].
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Figure 2.13: Diagram of a hysteretic controller.
the desired response from the control system is not possible because it would require a PWM
signal with duty cycle greater than 1 or less than 0. In this case, any extended bandwidth
achieved with feedforward is inconsequential.
Nonlinear control schemes present an attractive alternative to load-current feed-
forward for buck converters, because they can provide improved bandwidth, relative to
conventional linear feedback, without the challenges of measuring the load current or gen-
erating an accurate, low-latency estimate [7,38–42]. The most common nonlinear controller
for buck converters is the hysteretic, or bang-bang controller. With this control scheme,
the conventional feedback stability constraint is violated intentionally, so that the feedback
loop is unstable and oscillates. The compensator and actuator blocks from the conven-
tional feedback control system are replaced with a single nonlinear gain element such as a
comparator, whose output is either high or low, this comparator can drive the power train
directly as shown in Fig. 2.13. As the controller oscillates, the output voltage is centered
around the input value and the comparator output resembles a PWM signal with the same
duty cycle as we would find in the conventional linear controller. The oscillation frequency
can be controlled by introducing hysteresis to the comparator, which reduces the effective
feedback gain and consequently the oscillation frequency.
The advantage of the hysteretic controller is that its response is only limited by the
circuit latency and thus it achieves a high bandwidth. This control approach is nonlinear,
and consequently frequency domain, small-signal analysis cannot be directly applied, but
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the linearized small-signal unity gain bandwidth of a hysteretic controller generally exceeds
that of linear controllers. The disadvantage of hysteretic control is that the switching
frequency changes with different output voltages and load currents, and thus is difficult
to control. Controlling the switching phase can be even more difficult, as exhibited by
multi-phase hysteretic implementations appear highly sensitive to noise [7, 40–42]. The
controller essentially uses the output voltage ripple to determine its switching instants, so
the ripple must remain large enough for the comparator to resolve, while accommodating
the comparator hysteresis. For all of these reasons, hysteretic implementations are far less
common in the commercial space, than their conventional linear counterparts. However,
future implementations may successfully incorporate both linear and nonlinear feedback
paths to realize the advantages of both approaches, this would be especially attractive for
IVRs, were capacitance is significantly more expensive but increased circuit complexity is
tolerable.
2.4 Review of Thin-Film Magnetic Power Inductors
The primary challenge in employing integrated buck converters is inclusion of the induc-
tors. Countless inductor variations have been explored over the past two centuries, using
various topologies and low-reluctance materials. The vast majority of these devices are
unsuitable for integrated switched-inductor power conversion, because they are too large to
be integrated on-chip. The fundamental challenge facing the integration of inductors is that
inductance is approximately proportional to the volume of the device, as indicated in the
first order equation for the inductance, L, of a solenoid (2.13), where µO is the permeability
of free space, µr is the relative permeability of the core material, N is the number of turns
in the coil, A is the cross sectional area of the coil and l is the magnetic path length.




High permeability materials may be incorporated into the devices to boost µr, com-
pensating for reduced inductance from scaling. Unfortunately, a range of issues make the
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ferrite materials that are typically employed in discrete inductors, unsuitable for on-chip
inductors. In particular, most soft ferrite materials such as manganese-zinc of nickel-zinc
require high processing temperatures or other fabrication steps that are not CMOS com-
patible. These materials also tend to have poor high frequency performance and insufficient
permeability or saturation magnetization. Alternative to ferrites, a variety of magnetic ma-
terials processed as thin-films for power inductors have demonstrated high permeability and
saturation magnetization, with low coercivity, even at frequencies as high as 500MHz. The
materials receiving the most attention for this application are Ni80Fe20, Co91.5Zr4.0Ta4.5
(CZT) and Ni45Fe55. Incorporating thin-film magnetic layers such as these into inductors
has allowed researchers and engineers to realize several inductor implementations that may
be useful for integrated power conversion [15,43–73]. An extensive review of many of these
devices was conducted by Gardner et al. [18], where each implementation was compared
by inductance density and peak quality factor as shown in Fig. 2.14. While inductance
density and peak quality factor are not the most suitable figures of merit for on-chip power
inductors, as explained in Chapter 4 of this manuscript, we see a clear push from researchers
and engineers to achieve smaller devices with higher quality.
2.4.1 Magnetic Inductor Topologies
Magnetic power inductors may be classified into two categories, magnetic-clad inductors,
where a low-reluctance material encases, or wraps around, the inductor windings, and
magnetic-core inductors, where the windings wrap around a low-reluctance material. A
common example of a magnetic-clad inductor is the elongated spiral and strip-line induc-
tors show in Fig. 2.15, while a common example of a magnetic-core inductor is the toroidal
inductor shown in Fig. 2.16.
Magnetic-clad and magnetic-core inductors each have advantages and disadvantages,
in the context of integrated power conversion. Magnetic-clad inductors have the advantage
of utilizing only a single conducting layer, and so the fabrication process may focus on
increasing the thickness of that single layer to reduce inductance. However, magnetic-clad
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Figure 2.14: Graph of inductance density versus peak quality factor of integrated inductors
on Si substrates from published on-chip inductor measurements. The colors represent the
frequency of the peak Q-factor, captured from [18].
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Figure 2.15: Photograph of a series of magnetic-clad power inductors, where a high-
permeability material encases the inductor windings, captured from [74].
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Figure 2.16: SEM image of a magnetic-core, or toroid inductor, where the inductor winding
wraps around a high-permeability core, captured from [68].
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inductors require at least two magnetic layers to achieve a high inductance, and typically,
the top magnetic layer must be deposited on a non-planar surface which increases pro-
cess complexity. Meanwhile, magnetic-core inductors have the advantage of only requiring
a single planar magnetic layer, the windings may be fabricated with a standard copper
damascene process which is already available in most CMOS foundries, thus total process
complexity is less than the magnetic-clad variant. However, the magnetic-core variant must
use several vertical interconnect accesses (VIAs) to build the windings. VIAs tend to have
higher resistance than planar conducting layers because of contact resistance and interface
materials. Also, it is difficult to ensure that any induced anisotropy in the magnetic core
will have the same orientation as the magnetic flux for the entire flux path, but without
this, inductance will be reduced. For these reasons, there is no clear favorite inductor topol-
ogy for integrated power conversion at this time, and thus it is the subject of continued
investigation.
2.4.2 Inductor Requirements for Integrated Power Conversion
While dozens of thin-film magnetic inductors have been developed specifically for the appli-
cation of integrated power conversion, the vast majority of these inductors are inadequate.
This is because the majority of these inductors incorporate magnetic materials that will
saturate when fairly low currents pass through the inductor. When the magnetic material
saturates, its permeability is reduced to that of free space, and so the inductance of the de-
vice can fall off drastically. Unfortunately, the figures of merit common used for inductors,
inductance density and quality factor, do not account for magnetic saturation, as so many
of the inductors that look very attractive based upon inductance density and quality factor,
will be completely inappropriate for power conversion applications because they are not
able to carry significant amounts of current. For this reason, the figures of merit, inductor
current density and effective efficiency, are developed in Chapter 4 of this manuscript.
In order for switched inductor IVRs to see adoption on a large scale, the peak in-
ductor current density should match that of the CMOS load, so that when the inductors
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are built directly above the CMOS, the number and size of the inductors will scale at the
same rate as the underlying CMOS. For the majority of applications, the front-end-of-line
current density for CMOS will not exceed 1A/mm2, however. in consideration of mag-
netic saturation, there have only been a handful of thin-film inductors that achieve current
density on this order [22, 28]. The devices that achieve high current densities use inverse
coupling between adjacent inductors to avoid magnetic saturation. Since each inductor in
a multi-phase buck converter carries equal DC current, the inductors may be designed in
coupled sets, so that the DC magnetic field from each of the inductor coils is opposing, thus
avoiding magnetic saturation even when the device incorporates high permeability magnetic
materials.
Of the power inductors that have demonstrated current densities exceeding 1A/mm2,
Dibene et al. achieved a peak conversion efficiency of 75% with a current density of 2.85A/mm2
[22], and the magnetic-clad power inductors presented in this manuscript achieved a peak
conversion efficiency of 74% with a current density of 2.04A/mm2 when implemented in an
IVR demonstration. In both cases, the current density is within the required range, but the
effective inductor efficiency is inadequate. Total IVR efficiency must be in the range of 90%
for this technology to be adopted by industry, and therefore improving inductor efficiency
is the focus of future work. The magnetic-core inductors presented in Chapter 4 of this
manuscript are expected to deliver efficiency in the 90% range when integrated with a buck
converter as part of future work.
2.5 Review of Integrated Voltage Regulators
Only a handful of researchers have demonstrated IVRs that are viable for integration with
microprocessors, as the majority of on-chip inductors and capacitors are unable to achieve
adequate current density. In addition to the technology demonstration described in this
manuscript, three other IVR works have demonstrated exceptional current density and effi-
ciency. While countless researchers have made contributions to the field of power electronics
and circuits that have enabled higher levels of integration for DC-DC power converters, the
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Figure 2.17: Illustration of IVR from Schrom et al. [9].
following works represent the state-of-the-art for IVR development.
Chang et al. demonstrated a 2:1 SC converter based upon deep-trench capacitors in
IBM’s 45nm SOI process. Rather than using MOS capacitors or MIM capacitors, Chang et
al. were able to use deep trench capacitors that are available in IBM’s 45nm SOI technology.
The deep trench capacitors provide an extremely high capacitance density of approximately
0.2 µF/mm2, and consequently Chang et al. were able to achieve an exceptional current
density of 2.3A/mm2 with a conversion efficiency of 90%. Equation 2.1 indicates that having
a large flying capacitor can lead to a high conversion efficiency, as seen here. Unfortunately,
deep trench capacitors are not available in the majority of CMOS processes, and so adoption
of this converter topology would require a significant process modification.
Schrom et al. from Intel Corporation have constructed several IVR prototypes based
on package integrated inductors. A variety of small SMT inductors are commercially avail-
able that provide inductances in the range of 10 to 50nH. This amount of inductance is
inadequate for conventional board level buck converters that switch at 1MHz or slower,
however, cutting-edge CMOS can efficiently switch at frequencies of 100MHz, and can
drive chip-scale SMT inductors to achieve efficient, high density DC-DC power conversion.
Schrom et al. were able to integrated SMT inductors on the package of a microprocessor,
being driven by a buck converter on an adjacent IC, as shown in Fig. 2.17. The resultant
IVR achieved a peak efficiency of 87% with a current density of 1.27A/mm2. This IVR
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Figure 2.18: Illustration of IVR from Dibene et al. [22].
achieves a high level of integration with commercially available inductors and obtains all
of the traditional advantages of buck converters. The disadvantages of this approach are
that the chip-scale inductors tend to have a profile of 1mm or greater, and so when they
are placed on the same side of the package as the load IC, they may obstruct placement
of a heatsink, which may be unacceptable for high power applications. Also, the chip-scale
inductors are relatively large and consequently, this IVR solution does not facilitate high
resolution DVFS and is therefore less attractive than a more scaleable approach that utilizes
on-chip inductors.
Dibene et al. from Intel Corporation demonstrated a fully integrated voltage regu-
lator using magnetic-clad on-chip power inductors. The IVR prototype from Dibene et al.
was integrated in the same package an an Intel Xeon microprocessor. The IVR achieves a
thermally limited maximum current density of 8.9A/mm2, and a peak efficiency of 76% with
a current density of 2.8A/mm2. The Dibene IVR consists of 20 independent IVR cells, that
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each contain 16 interleaved buck converter phases and occupy 2.8mm2 and can switch at a
programmable frequency in the range of 30 to 140MHz. The authors attribute the majority
of conversion losses to the magnetic materials in the inductors, this is probably due to the
formation of eddy currents in the magnetic core, despite using a laminated magnetic core.
The Ni80Fe20 magnetic alloy employed in their inductors has a relatively low resistivity of
20 µΩ − cm, which may be low enough to allow the formation of eddy currents even with
the magnetic laminations.
The Dibene IVR achieves the highest current density and scalability demonstrated in
a switching inductor IVR to date. This work exemplifies the potential benefits of achieving
highly integrated efficient power conversion. The only deficiencies of this work are the effi-
ciency, which peaked at 76% and is lower than other IVR works, and the level of integration
with respect to the microprocessor. The electrical routing resources in a microprocessor’s
package are limited, and consequently, when the IVR is placed adjacent to the micropro-
cessor in the package, there is a limit on the number of independent power supplies that
can be delivered to the microprocessor throughout the package. However, Dibene et al.
demonstrated the ability to create an IVR on a single chip, and should therefore be able to
integrate their IVR on the same chip as the microprocessor, which would enable the use of
countless independently scalable power supplies.
It is evident from the work of Schrom and Dibene that Intel has invested significantly
into a variety of integrated voltage regulator solutions, using both packing-integrated and
on-chip inductors. Recently, Intel has stopped publishing information on their developments
in these areas which has led many to speculate that some form of IVR will be incorporated
in an upcoming Intel product. These suspicions were confirmed when Intel shared details of
their upcoming Haswell core architecture at the 2012 Intel Developer Forum, and confirmed
that Haswell will have IVRs [75]. The type of IVR remains unclear, whether or not it will be
a switched-inductor converter and what type of inductors might be used remains unclear,
however, it is clear that this represents a significant change in the way power is delivered
to microprocessors, and that the remained of the semiconductor industry will likely follow
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Intel’s lead and adopt IVRs on a large scale.
2.6 Summary
This chapter has presented and discussed the state-of-the art technology relating to IVRs,
including DC-DC converter topologies, voltage regulator control schemes, thin-film mag-
netic power inductors and IVR demonstrations. Developments in each of these areas will
be discussed in greater detail in the following chapters.
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Chapter 3
Feedback Control for Integrated
Voltage Regulators
3.1 Introduction
A challenge in the development of switched-inductor Integrated Voltage Regulators (IVRs)
is the integration of decoupling capacitance. While board-level voltage regulator modules
(VRMs) are able to augment voltage regulation at high frequencies by leveraging large
amounts of inexpensive board-level decoupling capacitance, the integrated capacitance re-
quired in IVRs comes at much greater expense. In switched-inductor IVRs the dominant
constraint on decoupling capacitance is set by the need to suppress voltage overshoot dur-
ing fast load current transients. Extending the IVR controller bandwidth has the effect of
reducing these decoupling capacitance requirements.
Some early switched-inductor IVRs address transient response by employing a multi-
phase hysteretic controller to provide nearly instantaneous response to transients, effectively
reducing the required output decoupling capacitance [41], [7]. Unfortunately, the closed loop
behavior of the multi-phase hysteretic controller is difficult to predict and the loose syn-
chronization of phases produces an under-damped large-signal response. Also, hysteretic
controllers do not operate at fixed switching frequency, and can therefore pose challenges
39
when attempting to control EMI. Subsequent work has used more conventional, pulse-width
modulation (PWM) controllers and has relied on abundant package-level decoupling capac-
itance to compensate for increased controller delay [8], [9]. However, the dependence on
package-level capacitance increases component and packaging cost and degrades scalability.
In this chapter, we described an IVR controller that employs an unlatched PWM
modulator and nonlinear feedback to concurrently provide PWM-like synchronization of
multiple phases, linear small-signal dynamics (ensuring stability and load-line regulation),
and nearly instantaneous response to large-signal input-voltage and load-current transients
without the need for large output decoupling.
The control approach is demonstrated with a 45nm test chip that uses chip-scale
surface mount technology (SMT) inductors, but the approaches used here can extend to
integrated magnetic-core power inductors. The converter powers a realistic on-chip load
composed of four parallel 64-node networks-on-chip (NoCs) along with a programmable
current source capable of generating large load current steps for characterization of the
controller. In Section 3.2, we discuss the impact of controller bandwidth on the required
output capacitance in IVRs, motivating our controller design. Section 3.3 describes the
design and operation of the proposed control scheme, providing analysis for predicting the
controller response. Section 3.4.2 details the construction and operation of the integrated
NoC, and Section 3.4.3 presents experimental results from the IC prototype.
3.2 Constraints on Output Capacitance
3.2.1 Output Voltage Ripple
Candidate capacitor technologies for an IVR include low-inductance discrete ceramic ca-
pacitors, on-chip MOS capacitors, and on-chip deep-trench (DT) capacitors, each offer-
ing reduced effective series resistance (ESR) and effective series inductance (ESL) rel-
ative to the capacitors typically used with VRMs. The high-frequency impedance of
low-inductance discrete (LID) capacitors such as land-grid-array or interdigitated capac-
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itors is dominated by ESL with self-resonant frequencies (SRF) around 30MHz, where
SRF = 1/2pi
√
ESL · COUT [76]. In contrast, the distributed nature of on-chip MOS and
DT capacitance results in negligible ESL with a high-frequency impedance dominated by
ESR with time constants, τC = ESR ·C, around 1ps for MOS capacitors and 500ps for DT
capacitors, depending on resistance of the on-chip PDN.
With wide impedance variability of candidate IVR capacitor technologies, it is im-
portant to use a general model in determining the output voltage ripple and other design
parameters that are dependent on the high-frequency output impedance. The total peak-





where VIN is the buck converter input supply voltage, Tsw is the switching period,
N is the number of phases in a multi-phase converter, D∗ = mod(D, 1/N), D is the duty
cycle, and Lφ is the filter inductance of each phase [31]. The expression for output voltage










using a simple lumped RLC model for the output capacitor.
3.2.2 Load-line Implementation
The low ESR of ceramic capacitors typically requires the output voltage to follow a dynamic
load-line [31]
vOUT → VZL −RLLIO (3.3)






This remains the case for IVRs that use on-chip MOS or DT capacitance. Typi-
cally, the dynamic load-line is implemented by having the controller regulate the output
impedance of the converter to RLL until the unity-gain frequency, fC , at which point COUT




It is desirable to achieve the highest possible fC in order to reduce the requirement on
COUT . However, a well-accepted guideline for maximum loop-gain bandwidth that avoids
instability in closed-loop operation is
fC ≤ αNfsw (3.6)
where fsw is the switching frequency and α is a constant commonly chosen as ¡ 1/6
[77]. Switching losses can become appreciable at high frequencies, effectively constraining
fsw; nevertheless, it has been shown that IVRs can operate efficiently with fsw around
100MHz [41], [78] [7] [8] [9] [10] [22] [28]. Combining (3.5) and (3.6) produces the constraint




True load-line regulation is not easily achieved with low-inductance discrete capac-
itors when fC exceeds the capacitor SRF, which is generally the case for IVRs. ESL will
dominate at frequencies above fC resulting in an appreciable first droop at the onset of a
large diO/dt event [8]. However, dynamic load-line regulation is possible if series resistance
is added to the low-inductance discrete capacitors. The discrete capacitance, COUT,LID, in
this case, is accompanied by an added series resistance, ESRADD,LID, and an additional
on-chip capacitance, COUT,O−C . These values can be chosen according to










This option will not yield a reduction in the total capacitance; however, it may fa-
cilitate a balance between on-chip and off-chip decoupling capacitance that is cost-effective.
3.2.3 Load Current Transient Response
While the load-line constraint on output capacitance results in the desired small-signal
output impedance, the duty cycle, and hence the controller response, may saturate in the
event of a large load-current step, ∆IO. In this case, the saturated response of the controller
is unable to prevent the output voltage from overshooting the load-line; therefore, the output
capacitor must provide additional support. The minimum capacitance (critical capacitance)










for Lφ > LCRIT
CCRIT =




for Lφ ≤ LCRIT
(3.10)
where LCRIT = NτCV
∗




L = min(VIN − vOUT , vOUT ),
τI is the load step time constant and td is the delay time for the controller to saturate the
duty cycle [31]. This expression is applicable to IVRs using on-chip decoupling capacitance,
where typically Lφ > LCRIT . For the case of IVRs using low-inductance discrete capacitors
with values selected in accordance with (3.8) and (3.9), the critical capacitance can still be
determined from (refeqn:Ccrit) if τC,LID,TOT = ESRADD,LID · COUT,LID + τC,LID is used
for τC .
3.2.4 Minimum Output Capacitance
The constraints on minimum capacitance as a function of fsw for an IVR that meets the
specifications from Table 3.1 with conventional voltage mode feedback are shown in Fig.
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Table 3.1: Typical Integrated Voltage Regulator Specifications.
Symbol Description Value
VIN input voltage 1.8V
IO,MAX max. load current 1.2A
∆IO max. dynamic load step 600mV
τI load step time constant 100ps
∆VOS Max. transient overshoot 40mV
ROUT closed loop output resistance 125mΩ
fSW switching frequency 80MHz
N number of phases 4
L inductance per phase 26nH
3.1. The dominant constraint on minimum output capacitance using either LID or on-chip
DT or MOS capacitance for this IVR is load-current transient response. For the case of an






For the example used in Fig. 3.1 with on-chip DT capacitance, td dominates the
numerator with a value of 154ns, relative to 6.5ns and 19ps for the terms tL/2 and τ
2
C/2tL
respectively. This result indicates that controller delay is the primary bottleneck in reduc-
tion of COUT for IVRs with conventional feedback controllers. Therefore, control techniques
that extend controller bandwidth while maintaining stable operation enable reduction in
COUT . Load-current feedforward has been demonstrated as an effective means to extend
bandwidth for VRMs [31]. However, in the integrated context, load-current estimation is
especially challenging due to the distributed nature of decoupling capacitors, high variabil-
ity of on-chip resistors and capacitors, and parasitic poles introduced by analog amplifiers
at high-frequencies. As a result, we employ a nonlinear, unlatched PWM controller that
offers extended controller bandwidth during large load-current transients while maintaining
stability.
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Figure 3.1: The minimum capacitance meeting constraints for an typical IVR. Voltage
ripple (Crip), load-line regulation (Cll) and the saturating transient response (Ccrit) are
plotted versus converter switching frequency, fsw, for low-inductance discrete capacitance
(LID) and on-chip MOS or DT capacitance.
Figure 3.2: Diagram of the proposed nonlinear, unlatched PWM control scheme.
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3.3 Design of a Non-linear, Unlatch PWM Controller
The proposed control scheme is shown in Fig. 3.2 . A four-phase interleaved buck converter
is composed of four identical hardware phases (HPs) along with clock generation circuitry
that provides the switching frequency and phase for each of the HPs, vCLK,1−4. Within
each HP, vCLK is superimposed onto a DC reference voltage, VSET , by means of RCLK to











as shown in (3.12) and Fig. 3.3. The feedback voltage, vFB, is a superposition of the
bridge switching node voltage, vBRIDGE , at low frequencies and the output voltage, vOUT ,
at high frequencies. The comparison of vREF and vFB at the delay-optimized continuous







The DC output resistance, ROUT , of the IVR can be tuned by RH,1 and RH,2. As the
load current increases, the feedback loop will cause the duty cycle to increase, compensating
for the increase in voltage drop across the bridge switches. The duty cycle is buffered and
drives RH,1, which subsequently causes vREF to slightly increase, offsetting the increased
voltage drop across the inductor resistance at higher current. This tuning of the DC output






where rmos,n and rmos,p are, respectively, the effective series resistance of NMOS









D · rmos,p + (1−D) · rmos,n
N
(3.16)
Accordingly, the DC output voltage will follow the load-line
vOUT = DVin −ROUT IO (3.17)
3.3.1 Large-signal Behavior
The time constant, RFBCFB, is designed to be slightly longer than RCLKCREF such that
in steady state, vFB will slew behind vREF as shown in Fig. 3.3. In the event of a load
current step, the resulting dvOUT /dt across COUT couples through CFB, and causes vFB to
cross vREF . At this point, the comparators will switch state and the bridge will apply the
appropriate voltage at vBRIDGE . Each of the HPs responds asynchronously, such that the
ensemble exerts the maximum di/dt within a fraction of the switching period. When an
HP becomes unsynchronized, the difference between vFB and vREF is larger and the HPs
sensitivity to dvOUT /dt is reduced, driving the HP back to proper synchronization. In this
manner, the controller simultaneously provides near immediate asynchronous response to
load transients and strong synchronization between HPs in steady state.
3.3.2 Small Signal Dynamics
The small-signal dynamics can be determined using a combination of conventional linear
circuit analysis and circuit averaging, if we assume that the frequency content of a small-
signal perturbation, δvFB, is sufficiently below N · fsw for averaging to be valid. The
small-signal, steady state gain, ASSM , of the comparator stage is similar to a conventional
PWM modulator with the exception that both vREF and vFB have large signal components
at fsw in steady state (see Fig. 3.3 ), and, hence, the effective PWM ramp signal is
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Figure 3.3: Simulation of vREF and vFB during steady state and load transient.
Figure 3.4: Small signal change in duty cycle, ∆d, as a function of deviation from steady
state vfb with D=0.5. Inset: effective PWM ramp vramp.
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vRAMP = vREF − vFB as shown in Fig. 3.4 inset. ASSM is inversely proportional to the
slope of vRAMP where it intersects δvFB. Fig. 3.4 shows the feedback gain, the small signal
change in the duty cycle, δd, as a function of δvFB. The discontinuity in the feedback gain


















where tcd accounts for circuit delay through the continuous comparator, ZVS logic
and bridge switches. When |δvFB| < VDIS the gain through the comparator is linear and
approximated as




for larger deviations, |δvFB| > VDIS , the gain through the comparator is non-linear
and increasing, which provides improved transient response. The instantaneous gain for
|δvFB| > VDIS is




The remainder of the loop transfer function can be determined with linear circuit
analysis; the small signal model, transfer functions and output impedance are shown in Figs.
3.5 and 3.6. Comparing the open-loop and closed-loop output impedances, we see that the
controller regulates the output to a dynamic load-line. Assuming the output capacitor is
implemented with on-chip MOS capacitance, the ESR zero occurs above 100GHz, beyond
the range of Fig. 3.6.
3.4 Demonstration of the IVR Control System
3.4.1 Test Chip
The proposed control scheme achieves high feedback bandwidth using a combination of
unlatched PWM modulation, non-linear feedback gain, and high linear feedback bandwidth
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Figure 3.5: Small-signal transfer function (linearized) of non-linear feedback control system.
Figure 3.6: Plot of small-signal transfer function and output impedance (linearized) of
non-linear feedback control system.
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relative to the effective switching frequency (fC N · fsw/5). Controllers with such features
can be sensitive to noise and/or prone to chaotic behavior, which can cause unpredictable
switching, potentially degrading efficiency and output voltage regulation [31]. Extensive
modeling and simulation of the proposed controller was conducted with Matlab and Spectre
to verify stability and the absence of bifurcations and strange attractors in the converter
operation [79]. Unfortunately, other factors such as inductor or device mismatch may upset
the balance between HPs and cause multiple switching, thus, a four-phase buck converter
was designed and fabricated on a test chip in a 45nm SOI process to experimentally verify
proper converter operation. The converter provides a regulated supply voltage to a digital
load in the form of four 64-tile networks-on-chip (NoC) and a programmable current source
capable of generating load-current steps of 1A with slew rates of 1A/100ps. An image of
the chip is shown in Fig. 3.7 with dimensions of 3mm by 6mm. The converter occupies
0.75mm2 including all input and output decoupling capacitance (0.32mm2 excluding these
capacitors). It operates with a switching frequency fsw = 80MHz and voltage ripple < 1mV.
The down-converter supports a continuous range of conversion ratios from a 1.5V supply
with a load current as high as 1.25A. The bridge switches are thick-oxide floating body
FETs where the widths have been optimized for 80MHz switching and 300mA per phase. A
discretely programmable dead-time can be added to the NMOS turn-on transition, allowing
zero voltage switching (ZVS) when vBRIDGE transitions from high to low. The continuous
comparators have an adjustable hysteresis ranging from 5 mV to 30 mV to prevent chatter.
An independent 1 V supply powers the control circuitry and is isolated from the bridge
power supply to prevent switching noise form disturbing the controller.
Four 26nH, SMT-0402 air-core inductors are integrated on top of the chip by bond-
wire connections as shown in Fig. 3.8 [12]. The inductance value is chosen to limit current
ripple such that the converter efficiently operates in continuous conduction mode at fsw of
80MHz and iO of 500mA. The total controller delay during a worst-case load transient is
700ps according to simulation, 325ps for vFB to cross vREF , 160ps for the comparators to
switch, and 200ps for the digital delay through ZVS logic and bridge buffers. With this
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short delay time, CCRIT required for the specifications in Table 3.1 is only 20nF according
to (3.10). An IVR with the same power train and fsw using a conventional feedback con-
troller with latched PWM modulator would require COUT > 100nF. The total COUT on the
test chip is 23nF, including explicit MOS capacitors and non-switching gate capacitance
from the digital load.
3.4.2 Network-On-Chip as a Regulated Load
Four independent 64-tile NoCs serve as a realistic digital load for the IVR; the NoC provides
a highly scalable platform for exploring granular power distributions given the ease with
which traffic patterns can be used to modulate load currents and transients. NoCs are
becoming the basic interconnect infrastructure for complex SoCs. Since communication
plays a key role in SoCs and given the very strict energy and performance requirements
imposed on NoCs, recent designs have reserved a separate voltage-clock domain for the
NoC alone [3].
In future SoCs, NoCs will be required to support an increasing number of traffic
classes and communication protocols. Adding virtual channels (VCs) to a NoC helps to
avoid deadlock and optimize the bandwidth of the physical channels in exchange for a
more complex design of the routers. Another, possibly alternative, approach is to build
multiple parallel physical networks (multiplanes, MPs) with smaller channels and simpler
router organizations. Yoon et al. compared the two approaches from a power-performance
point of view and concluded that while VCs guarantee higher performance then MPs, MPs
are more flexible and better suit applications that have a limited power budget [80]. We
organized the NoC in this chip as MPs because they are easier to implement and they better
represent an architecture designed with power being the primary concern.
The NoC has four independent planes, each organized as an eight-by-eight 2D-mesh
NoCs (Fig. 3.9 ). Each plane supports a different data parallelism: 128, 64, 32, and 32
bits, respectively. Each plane has an independent global clock, and all planes share the
common power supply provided by the IVR. In aggregate the entire NoC has 256 routers
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Figure 3.7: Photo of 45nm SOI IVR test chip.
Figure 3.8: Illustration of SMT inductor integration by bondwires.
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and a bisection bandwidth of 2kbit/T, where T is the clock period. For instance, when at
the same time all the NoCs run at a clock frequency of 500MHz (T = 2ns) the bisection
bandwidth is 1 Tbit/s.
All planes adopt traditional wormhole flow control and XY dimension-order routing,
which is proven to be simple to implement and deadlock-free for 2D mesh networks. The
2D-Mesh topology is achieved using five-by-five routers (Fig. 3.10), where four I/O ports
are attached to neighbor routers, and the fifth port is used for traffic injection/ejection.
The router is a traditional input-queued router. A five-by-five crossbar connects each input
to every output, and a simple per-output distributed round-robin arbitration solves the
contention when multiple input packets request to be forwarded towards the same output
port.
We adopted Ack-Nack as link-level flow control between adjacent routers. In order
to implement this protocol, we added two signals to the data bus that carries the flits. One
signal validates the flit at a given clock cycle, while the other wire transports back-pressure
information. Back-pressure is a way for the downstream router to signal congestion to
the upstream router. Under congestion the input queue of a router tends to fill up, and
when it is finally full the flit currently in flight on the link cannot be stored properly. The
upstream router must then maintain the old flit on the output port in such a way that
it can be correctly received by the downstream router once congestion is resolved. Under
persistent congestion, since no new flits can be forwarded towards the busy output port,
the input queue occupation in the upstream router might grow as well, and might require
the back-pressure to be propagated backward, up to the traffic source when necessary.
We used a constant depth of Qi = 2 flits for all the input queues, in order to fit the
desired topology in the form factor of the chip. Every router has a synchronous output,
i.e. Qo = 1. As shown in Fig. 3.10, we adopted bypassable input queue so that the zero-
load latency of traversing one router is one clock cycle. Under no congestion, the incoming
flit bypasses the input queue and is routed and stored directly in the appropriate output
register. Only under congestion the input queue is used to store the incoming flits until
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Figure 3.9: Diagram of NoC logical organization.
Figure 3.10: Diagram of NoC router micro-architecture.
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congestion is resolved.
We also installed relay-stations (RS) on the links between adjacent routers. RSs
are synchronous flow-control aware repeaters, which on one side increase the modularity
of the design and facilitate timing closure during layout, while on the other side act as
distributed buffers, expanding the capacity of the router input queues, thus alleviating
congestion [81]. Our layout is very regular, but under less regular NoCs, RS promise to
fix timing exceptions in a very flexible way, without requiring change to the queue sizing
within the routers or the network topology. The traffic injected at each router is generated
according to externally programmable parameters, supporting four synthetic random traffic
patterns: uniform, tornado, transpose and hot-spot. We obtained all the results presented
in this paper by averaging across different traffic patterns and traffic injection rates.
3.4.3 Electrical Measurements
The measured response of the test chip to a load current step from 0.6A to 1.2A in 100ps
is shown in Fig. 3.11. The simulated behavior is determined from a time-domain Matlab
model that is able to capture the nonlinear behavior of the control loop. The output voltage,
vOUT , follows the load-line with RLL of 125m, so that if the converter were scaled to deliver
100A, RLL would scale to 1.25mΩ. vOUT overshoots the load-line by only 30mV and
closely matches simulated results with the exception of some ringing that occurs after the
step. This ringing is attributed to oscillation between COUT and the bondwire inductance
on the ground return of the load. The estimated resonant frequency of this series LC,
75MHz, is the same as the frequency of ringing in Fig. 3.11 . Fig. 3.12 shows the input
step-up response, where we see a settling time for vOUT of 70ns.
In order to verify the controller switching stability and noise immunity in closed-loop
operation, efficiency was measured while the converter operated in open- and closed-loop
with the same operating conditions. The open-loop configuration bypasses the comparator
to directly drive the bridge with a fixed duty cycle, producing a vOUT of 1 V with iO of 1
A at fsw of 80MHz. The converter was subsequently configured to deliver the same output
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voltage and current at 80MHz fsw in a closed-loop configuration. In both open- and closed-
loop configuration, the efficiency was 78% and the spectral content of the output voltage
peaked at 320 MHz, which is the expected effective switching frequency N · fsw
The converter efficiency (Fig. 3.13 ) is hindered by the relatively high rSL of 120 mΩ,
which is dominated by bond wire resistance. The efficiency for vOUT < 900 mV is further
adversely impacted by an ESD diode at the vBRIDGE node that turns on with decreasing
vOUT . Converter efficiency could be improved by removing the ESD diode and using an
alternative packaging strategy that reduces rSL as demonstrated in [28]. The data in Figs.
3.11, 3.12 and 3.13 was taken from a single unit. However the efficiency of four units were
measured as a check, exhibiting variation that was below the noise of the measurement, each
achieving an efficiency of 83% at a current density of 1A/mm2 (2.35A/mm2 if decoupling
capacitor area is not considered) and a 0.66 conversion ratio. The proposed control scheme
allows for 5× reduction in the output capacitance relative to an IVR with conventional
control scheme. This corresponds to 2.2× improvement in total current density for the
IVR implementation described here, assuming COUT is implemented with on-chip MOS
capacitance. Fig. 3.14 shows a breakdown of the test chips power consumption with scaled
NoC supply voltage and frequency (bandwidth). Fig. 3.14 also illustrates the dramatic
decrease in the power consumption of the system when the power supply of the NoC is
scaled; even when considering the inefficiency of the IVR, this serves as evidence for the
potential power savings achieved with DVFS.
3.5 Summary
We have described and demonstrated a novel control scheme that uses an unlatched PWM
modulator and nonlinear feedback. The proposed controller provides predictable small-
signal dynamics along with fast response to input and load-current steps, which facilitates
a 2.2× improvement in current density by reducing decoupling capacitance requirements
relative to a linear feedback controller. The controller exhibits exceptionally fast response,
with a controller delay of approximately 700ps, however, this fast response comes at the
57
Figure 3.11: Measured and simulated load-current transient step response.
Figure 3.12: Measured input step-up transient response.
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Figure 3.13: Measured IVR efficiency as a function of output voltage.
Figure 3.14: Measured NoC power consumption as a function of bandwidth (operating
frequency).
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expense of increased sensitivity to supply noise, and consequently the presence of any re-
active element in the input power delivery network may result in ringing of both the input
and output power supplies.
Controllers for integrated voltage regulators must accommodate both increased ex-
pense of on-chip decoupling capacitance and lower input supply voltages. Both of these
factors dictate that the control system provide faster response relative to their board level
counterparts, in order to reduce cost and improve regulation in the presence of likely duty-
cycle saturation. The control system demonstrated here exhibits an attractive intersection
of benefits of linear and non-linear controllers. For small-signal deviations from steady-
state, this controller is linear and predictable, yet for large signal deviations form steady
state, the feedback gain is larger and nearly instantaneous as we see with hysteretic, or
”bang-bang” control systems. The controller improves upon that developed by Hazucha
et al. [7] in that it provides a natural synchronization of interleaved hardware phases in






The principal roadblock for implementation of switched-inductor integrated voltage reg-
ulators (IVRs) is integration of the power inductors. The past 50 years have seen the
integration and scaling of several electronic circuit elements; transistors, capacitors, resis-
tors, etc. However, the integration of high-quality inductors has been especially challenging,
primarily because inductance values are inversely proportional to device area, and hence
inductors do not scale well.
Planar spiral or other inductor topologies that can be constructed using the inter-
connects of a typical CMOS process are too resistive to provide efficient on-chip power
conversion at reasonable current densities [11]. The efficient use of surface mount technol-
ogy (SMT) air-core inductors, which can provide a current density up to 1.7 A/mm2, has
been successfully demonstrated [8, 9, 78, 82]. However, the size and discrete nature of these
devices hinders the scalability of any IVR incorporating discrete SMT inductors. Fortu-
nately, advances have recently been made in the development of integrated magnetic-core
power inductors that are highly scalable and capable of delivering current densities as high
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as 8 A/mm2 [18–20]. These inductors have been included in IVR prototypes by on-chip
integration [22] and chip stacking.
On-chip inductors bring about a new set of challenges and opportunities not found in
their discrete board-level counterparts. Their small size forces the use of a higher frequency
converter and the adoption of materials that will operate at these frequencies. Their dimen-
sional constraints compel the use of thin film deposition techniques, which may restrict the
types of materials that can be used. Micro-magnetic properties, such as magnetic anisotropy
and domain structure, have to be precisely controlled to achieve good magnetic performance.
Most importantly, fabrication challenges have to be solved, such as alignment/overlay and
patterning, and overcoming the effects of film stress in, and poor adhesion of, relatively
thick films. Thanks to the recent development of spin electronics, magnetic materials are
becoming accepted by semiconductor industries, which is timely for developing magnetic
inductors. In addition, the thin film recording head industry has accumulated a wealth of
knowledge and experience relating to the deposition of soft magnetic materials and head
fabrication, much of which can be borrowed for building on-chip inductors.
In this this chapter, we discuss the evaluation criteria for integrated power inductors
in Section 4.2, and then describe the design and fabrication of two thin-film magnetic
power inductor topologies; magnetic-clad and magnetic-core inductors in Sections 4.3 and
5.2 respectively. Both inductor variants incorporate magnetic films to compensate for a drop
in inductance when the device size is reduced. The magnetic films are optimized to provide
a low reluctance path for magnetic flux from the inductor, with low hysteresis (coercivity),
which reduced losses. The inductors are also optimized to carry a large DC current by
using inverse coupling between inductors that carry similar DC currents in a multi-phase
buck converter,which avoids magnetic saturation of the core. The devices described in this
chapter will enable high current density, efficient integrated power conversion on a large
scale.
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4.2 Inductor Figures of Merit
In buck converters, the inductor serves as an energy reservoir, where electrical energy is
periodically stored in a magnetic field and subsequently released to the load at a lower
electrical potential. Based upon this simple explanation, the significant figures of merit
for a candidate power inductor are the quality and density of energy storage, i.e. inductor
quality factor and inductance density. These figures of merit have commonly been used to
judge potential power inductor technologies [18].
Unfortunately, using inductance density and quality factor as stand-alone figures of
merit obscures important limitations and capabilities of some candidate inductor technolo-
gies. Specifically, inductance density ignores the issue of magnetic saturation that can occur
in magnetic core inductors carrying large DC currents. For example, an inductor topology
may achieve a high inductance density by incorporating a large number of turns, however
the saturation current, ISAT , for such a device would likely be low, substantially reducing its
viability for use in a power converter. Maximum energy density, EDNS , may be suggested
as an alternative benchmark to inductance density, where L is self inductance and A is the
total area of a single inductor.
EDNS =
L · I2SAT
2 · area (4.1)
Unfortunately, EDNS as a figure of merit is not suitable for comparing coupled
inductor topologies where power is not only stored in the device but is also transformed
through the magnetic coupling, and consequently, the maximum energy delivered to the
load during a switching period, TSW , can be larger than the maximum energy storage of
the inductor.
Likewise, quality factor is an inadequate indicator of the potential efficiency that can
be achieved with a candidate power inductor because it overlooks the broadband nature of
the inductor current during operation in a switching regulator. The spectral content of an
inductors current will have strong components not only at the switching frequency, fSW ,
but also at DC and potentially at harmonics of fSW for the case of coupled inductors.
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For the purposes of comparing candidate inductor topologies for IVRs, we propose
the complementary figures of merit, maximum current density, IDNS , and effective inductor
efficiency, γL,EFF . IDNS can be determined as the maximum average inductor current,
IL,MAX, divided by the area of the inductor. The maximum average inductor current,
IL,MAX is a function of the inductor saturation current and the worst-case inductor current
ripple ∆IL,P−P :
IL,MAX = ISAT − 1
2
∆IL,P−P (4.2)
For the case of air-core inductors, ISAT should be the peak inductor current as





Determination of ∆IL,P−P will vary with inductor topology; for the case of uncoupled





where VIN is the converter input voltage and D is the converter duty cycle !![14]!!
and should be chosen as 0.5 for a worst-case current ripple.
Inverse coupling between adjacent inductors can be used to increase the maximum
current, assuming that all inductors are carrying the same DC current. IL,MAX is the
modified to include coupling:
IL,MAX =
ISAT




Where NC represents the number of coupled inductors in a coupled set. When










A = 1L(1− k2) B = −kL(1− k2) (4.6)
where L is the self-inductance of a single phase, k is the coupling coefficient between
two coupled inductors commonly chosen around −0.8 for NC = 2 and v1, i1, v2 and i2 are
respectively the voltages-across and currents-through inductors 1 and 2. The worst-case




4L(1− k2)(0.75 + 0.25k) (4.7)
We repeat this analysis for the case of four symmetric coupled inductors, NC = 4,
where the inductor voltage-current relationships can be approximated as

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L(1 + 2k − 3k2) B =
−k
L(1 + 2k − 3k2) (4.8)
Note that in the case of NC symmetric inversely coupled inductors, the strongest
coupling coefficient achievable is −1/(NC − 1). The worst-case inductor current ripple for
NC = 4 occurs when D = 0.375 or 0.625 and can be found as
∆IL,P−P =
VINTSW
8L(1 + 2k − 3k2)(1.875 + 5.125k) (4.9)
Similar analysis can be conducted to determine the worst-case inductor current ripple
for any NC .
The effective inductor efficiency γL,EFF should be determined as a ratio between
power delivered to the load, and the power input to the inductors. The major loss contrib-
utors in inductors are DC and high-frequency resistive losses, which account for winding
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Figure 4.1: Graph of maximum current density and effective inductor efficiency for notable
works on integrated power inductors. × measured, ◦ computed from measured quantity.
Note: some device parameters were estimated when not available in print.
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where RDC is the DC inductor resistance, Rfsw is the inductor resistance at fSW
and VOUT is the IVR output voltage. In (4.10), the rms power of the current waveform is
approximated as that of a triangle wave with peak-to-peak current ripple of ∆IL,P−P .
Within these two figures of merit, VIN , TSW and VOUT remain as free variables
that are independent of the power inductors yet have an influence over their performance
according to IDNS and γL,EFF . Typical values for these parameters are VIN = 2V , TSW =
100MHz and VOUT = 1V , which is representative of recent works on switched-inductor
IVR to date [7–10,22,28,41,78]. For an ideal comparison between various inductor options,
one would generate curves that illustrate the trade-off between IDNS and γL,EFF at various
operating points, unfortunately the information required to generate such curves was not
available for the comparison shown in Fig. 4.1, and thus single operating points are selected.
4.3 Magnetic Clad Power Inductors for Integrated Power
Conversion
This section describes the design and fabrication of thin-film magnetic-clad on-chip in-
ductors with electroplated Ni45Fe55 magnetic yokes. Figure 4.2 shows a schematic of the
magnetic-clad inductors, which have an elongated spiral topology. Similar structures have
been reported to show high inductance density and quality factor at relatively high fre-
quencies [74]. The inductors were designed with a variety of yoke geometries and included
both single-turn and multi-turn coil designs. Each magnetic inductor contained an elec-
troplated copper coil enclosed by the electroplated Ni45Fe55 yokes; air-core inductors were
also fabricated. The Ni45Fe55 material was chosen for its relatively high magnetic moment,
high anisotropy field, and relatively high electrical resistivity; it was first introduced into
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Figure 4.2: Schematic of the thin-film magnetic clad on-chip inductors.
thin film heads by IBM in 1997 [83], and it was also recently employed in on-chip induc-
tors [84, 85]. Measurements of the magnetic properties of the electroplated yoke materials
will be described, including high frequency permeability measurements. Aspects of the de-
sign and fabrication of the inductors will be discussed. Finally, the performance of various
fabricated inductors will be described.
4.3.1 Fabrication of Magnetic Clad Power Inductors
The inductors were fabricated on 200 mm silicon wafers in the Materials Research Labora-
tory (MRL) at the T.J. Watson Research Center. The bottom and top inductor yokes were
electroplated galvanostatically in a paddle cell. The details of the bath composition and the
plating process were described in Ref. [86]. In contrast to Refs. [84] and [85], which claimed
that pulse plating is essential to achieve the desired plating thickness and compositional
uniformity, simple DC plating was found to work well by employing judicious device design;
a deposition rate of 160nm/min was obtained. Physical vapor deposited (PVD) Ni20Fe80
films, 65 nm thick, were used as the electroplating seedlayers; a bias magnetic field was ap-
plied during seedlayer deposition to produce magnetic anisotropy. The magnetic yokes were
plated through photoresist-defined molds (thru-mask plating method). This method gave
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smooth yoke edges, edge smoothness being important to avoid the nucleation of magnetic
domains and pinning of domain walls. To ensure good yoke deposit thickness and compo-
sition uniformity, the field around the yokes was also plated up at the same time as the
yokes, a thin resist frame separating both plated regions. During plating, a DC magnetic
field was applied along the longest yoke axis to define the magnetic anisotropy of the yokes.
The presence of the field material ensures continuous magnetic flux across the whole 200
mm wafer, which is critical for obtaining good magnetic anisotropy.
After yoke plating, resist mask stripping, and plated field and seedlayer etching, a
bilayer of plasma enhanced chemical vapor deposition (PECVD) SiNx and tetraethyl or-
thosilicate (TEOS) dielectric (which were a little more than 1 µm in total thickness) was
used to encapsulate the yokes. After bottom yoke fabrication, the magnetic virtcle inter-
connect accesses (VIA)s, where the top and bottom yokes contact, were opened by reactive
ion etching (RIE). Following plating seedlayer deposition, copper coils were electroplated
through resist masks to a thickness of about 5 µm. After resist mask and seedlayer removal,
6 µm-thick photoresist (AZ Electronics P4620) was used to encapsulate the coils. After pat-
terning, the photoresist was briefly reflowed at 120◦ C to give sloped side- walls, ensuring
that the top yokes gradually extended to the magnetic VIA, avoiding forming an abrupt
angle, which could saturate or pin domain walls. Finally, the photoresist was hard-baked
at ca. 200◦ C for 2h to form a rigid encapsulant. The hard-baked photoresist structures
exhibited smooth and partially planar surfaces in advance of top yoke plating.
After top yoke fabrication and encapsulation by a bilayer of PECVD SiNxand TEOS,
inductor fabrication was concluded by opening the electrical contacts (Cu pads) using RIE.
Figure 4.3 shows cross-sections of a single-turn inductor and a magnetic VIA, while Fig. 4.4
shows pictures of typical inductors. It can be seen that the yokes are uniform in thickness
across the whole device, including the sloped hardbaked resist regions near the VIAs.
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Figure 4.3: SEM cross-sections of the fabricated on-chip magnetic inductors.
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4.3.2 Magnetic Material Optimization for Magnetic Clad Power Induc-
tors
The figures of merit for the soft magnetic materials used for on-chip inductors are high
moment, low coercivity, high anisotropy, and high electrical resistivity. These properties
are chosen to reduce magnetic hysteresis and eddy current losses, while maintaining the
ability to handle high currents and store high energy. Additionally, a low-cost fabrication
method that is compatible with CMOS processing is desirable for the production of on-
chip inductors, especially since 200mm CMOS back-end-of-line (BEOL) facilities used by
the silicon industry could be adapted for inductor fabrication. In order to achieve the
high energy storage required for power management, on-chip inductors tend to require
relatively thick magnetic yoke materials (e.g., a few microns). The deposition of magnetic
films such as Co-Ta-Zr, Ni20Fe80 and Fe-N using vacuum deposition techniques has been
described by [74] [19] [87] Vacuum methods have the ability to deposit a large variety of
magnetic materials and to easily produce laminated structures. However, they usually have
low deposition rates, they may not have good conformal coverage [19], and the derived
magnetic films may be difficult to pattern (e.g., due to pattern alignment reasons and long
etching times). Electroplating is a powerful technique for the deposition of thick metal films
due to its high deposition rate, conformal coverage, ability to plate through a mask, and
low cost, making it a good candidate for the fabrication of magnetic yokes.
The resistivity of the electroplated Ni45Fe55 was measured to be ca. 45 µΩ·cm
using the four-point probe method, which is double the resistivity of Permalloy (Ni81Fe18).
The higher resistivity of the former material should help to reduce eddy current at high
frequency. The stress of Ni45Fe55 films was determined by measuring the curvature change
of a silicon wafer before and after film plating; a relatively low tensile stress of 132MPa
for 1.0µm-thick films was observed. Nevertheless, the relatively high magnetostriction of
Ni45Fe55 could degrade magnetic properties even in the case of electrodeposits with low
internal stress [83].
Figure 4.5 shows the magnetic hysteresis loops, which were obtained using a vibrating
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Figure 4.4: Pictures of typical fabricated on-chip magnetic inductors.
Figure 4.5: Hysteresis loop of a plated Ni45Fe55 films.
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Figure 4.6: Complex permeability spectrums of Ni45Fe55 films with different thickness. For
comparison, theoretical permeability spectra are also shown in the circle lines.
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Stress as place (MPa) 132 (1 mum)
114 (2.5 mum)
197 (3 mum)
sample magnetometer (VSM) (MicroSense model 10), of a plated Ni45Fe55 film with a
thickness of 2.0 µm; the area of the sample was 1 cm2. The film shows clear anisotropy
with a low coercivity of 0.2 Oe along both easy and hard axes. Saturation magnetization
and anisotropy fields are 1.5 T and 13 Oe, respectively. Table 4.1 summarizes the properties
of the Ni45Fe55 material.
Complex permeability spectra were obtained by measuring the impedance of a single-
stripe loop fixture loaded with magnetic films [88]. Figure 4.6 shows the real and complex
permeability spectra of plated Ni45Fe55 films with different thicknesses for a frequency range
of 5 MHz to 500 MHz. For comparison, theoretical permeability spectra are also shown in
the circle lines. Taking into account the eddy current, the theoretical permeability may be
calculated by the following equation [89]
µr = µ






where d is the thickness of the film, δ is the skin depth, and µri is derived from











(γHk + γMs + iαω)(γHk + iαω)− ω2
]
+ 1 (4.12)
In Eq. (4.12), Ms is the saturation magnetization, Hk is the anisotropy field, γ is the
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gyromagnetic ratio, and α is the damping constant [90]. The measured data are in good
agreement with the calculated results. The low frequency permeability reached a value of
1300 for the 0.7 µm films. As the thickness of the film increased, the value decreased to
about 1000 for the 2.6 µm film due to the shape anisotropy induced in the thicker films.
In addition, due to eddy current and skin effects, the roll-off frequency decreased from 200
MHz to 50 MHz as the thickness increased.
The achievement of proper domain structures is critical for well-behaved magnetic
behavior. Coherent rotation is preferred to domain wall motion due to its faster response and
lower loss. In addition, the presence of closure domains at yoke edges can degrade magnetic
performance. Figure 4.7 shows the domain structures of electroplated bottom yokes. The
magnetic domain image was obtained by decorating domain walls using ferrofluid (FerroTech
EMG508). The long strip domains indicate a uniaxial anisotropy. Closure domains were
observed at the ends of the yokes in addition to large spike domains. These closure domains
play an important role in the inductor performance, as will be shown later.
4.3.3 Electrical Performance of Magnetic Clad Power Inductor
The DC resistances of the inductors on a whole (200 mm) wafer were screened by an auto-
matic 4-point probe system. Figure 4.8 shows a histogram of the DC resistance distribution
for a 1mm-long, 2-turn inductor for all 45 chips on the 200 mm wafer; DC resistances were
0.158 Ω, with a standard deviation of 0.057 Ω.
The small-signal impedances of the inductors were measured as a function of fre-
quency using an Agilent 8753ES network analyzer with GGB Industries ground-signal mi-
crowave probes. Figure 4.9 shows the inductance data for 2-turn-coil inductors with yoke
thicknesses of 1.0 µm and 1.5 µm, respectively, both inductors having the same yoke length
of 1.25 mm. For comparison, the data for air-core inductors with identical coils is also
shown. By introducing magnetic materials, it can be seen that the low frequency induc-
tances were enhanced by 4x and 6x for the 1.0µm and 1.5µm yoke thicknesses, respectively.
The inductance is proportional to the yoke thickness, as predicted in the model [91] given
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Figure 4.7: Magnetic domain structure of electroplated bottom yokes.
Figure 4.8: Histogram of DC resistances measured for a 1 mm-long, 2-turn type inductor
for all chips on a 200 mm wafer.
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Figure 4.9: Measurements of two-turn-coil inductors with yoke thickness of 1.0 um and1.5
um, respectively. For comparison, the measurement data of air-core inductors with identical









where t, l, and w are the thickness, length, and width of the yoke, respectively.
As the frequency increased from 10 to 20 MHz, the inductance of the inductors with
thicker yokes began to roll- off due to increasing eddy current and skin effects. The rapid
increase in eddy current loss resulted in a quality factor maximum of 3 being observed only
(Fig. 4.9). Compared to the permeability spectrum of the thin films in Fig. 5, the onset
of roll-off occurred at much lower frequency in the case of the inductors, which suggests
differences in Ni45Fe55 properties when in yoke form. These changes are potentially caused
by shape and stress effects, and possibly also by the fabrication conditions. The inductance
continued rolling off as the frequency increased, the rate of inductance decrease slowing
down before the onset of the self-resonant region; finally, the inductance rapidly decreased
to zero.
Both the inductance density (130 nH/mm2) and quality factor (4.13) are lower than
the maximum values (1700 nH/ mm2 and Q = 7) reported for similar on-chip inductors
with physical vapor deposited magnetic materials, such as Co-Zr-Ta [18,74]. This difference
in performance may be due not only to the relatively low resistivity of Ni45Fe55 (giving a
low Q value), but also to the effects of magnetostriction in the Ni45Fe55 material, which
may significantly lower the effective device permeability, and thus the inductance density.
Figures 4.10(a) and 4.10(b) show the performance of 2-turn inductors with different
yoke lengths, whose yoke thicknesses are 1.0 and 1.5µm, respectively. For both sets of
inductors, the inductors with shortest yoke lengths (250 µm) showed marginal enhancement
of inductance, and, thus, they behaved like air core inductors. This may be caused by the
close proximity of the domains formed at the ends of the yokes. These closure domains
will not be responsive to excitation when the inductors operate at low currents; hence no
obvious inductance improvements were observed. The inductors with longer yokes, on the
other hand, all had inductance larger than that of air core inductors, and the low frequency
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inductance increased linearly with yoke length, which is also consistent with the model
described in Eq.(4.13).
Figure 4.11 shows the measured data for inductors with different numbers of coil
turns. The yokes in these inductors are 1.5 µm thick and 1 mm long, and contain a coil
of width 40 µm. The low frequency inductance of the 6-turn inductor reached a value of
125 nH. In addition, as the number of coil turns increased, the self-resonant frequencies of
the inductors decreased from 40 GHz to 200 MHz. This may be caused by the increased
capacitances associated with the Cu coils, for example, the capacitance between the turns of
the coils, between coils and substrate, and between the coils and yokes. A complete model
is required to calculate the total capacitance, which will not be discussed here.
Air gaps are often introduced into magnetic circuits in order to store more energy,
control inductance, and to prevent the magnetic materials from saturating [92]. Figure 4.12
shows results for inductors with and without gaps at the magnetic VIA. The gaps, which
are filled with TEOS plus a thin layer of SiNx as described earlier, have a thickness of ca.
1.2 µm. Two 2-turn inductors were studied, which had yoke lengths of 500 and 1000 µm,
respectively. By introducing the gaps, the low frequency inductance decreased only about
7% due to the low reluctance of the air gap (large area and short length); however, at
high frequency, the inductors with air gaps exhibited lower resistance, which lead to higher
roll-off frequencies and larger quality factors.
One way to control eddy current in the magnetic materials is to pattern transverse
slots into the yokes [65]. Figure 4.13 shows the behavior of 2-turn inductors with such
segmented yokes. The inductors had the same coil size, yoke thickness, and total yoke
length. The slots had the same width of 10 µm, but the number of slots per yoke varied so
that the width of each magnetic segment was 30 µm in the case of one yoke, and 10 µm in
the case of the other. Unlike those described in Ref. [87], the slots were introduced at the
same location in both bottom and top yokes so that each yoke segment completely enclosed
the coils. The results indicate that both segmented devices behaved similarly to each other,
but were significantly different from the inductors without segmented yokes. Similar to
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Figure 4.10: Measurements of the inductors with different yoke lengths. The yoke thickness
is (a) 1.0um and (b) 1.5um.
80
Figure 4.11: Measurements of the inductors with different number turns of coils.
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Figure 4.12: Measurements of the inductors with or without gaps at magnetic VIA..
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Figure 4.13: Measurements of the inductors with segmented yokes.
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the inductors with short yokes, the inductors with segmented yokes showed no obvious
enhancement of the inductance compared with air core inductors. The slots changed the
shape anisotropy of each segment, so that the easy-axis defined during plating was forced
to be perpendicular to the long axis of the segment. Therefore, closure magnetic domain
structures were easily formed in the segment structure as shown in the picture (inset of Fig.
4.13). These closure domains will not respond to small signal input power, and, thus, only
a small enhancement of the inductance was measured.
4.4 Magnetic Core Power Inductors for Integrated Power
Conversion
This section describes the design and fabrication of thin-film magnetic-core on-chip in-
ductors as shown in Fig. 4.14. The device resembles that from [93, 94], as the geome-
try is similar to a ladder, where each of the rungs is a solenoid inductor that is coupled
through the stringers of the ladder. In the proposed device, many laminations of anisotropic
Co91.5Zr4.0Ta4.5 (CZT) compose the core where the orientation of anisotropy is rotated be-
tween successive pairs of laminations to produce an effectively isotropic core. An example
of the magnetic laminations is shown in a SEM image in Fig. 4.15 where an insulating
bi-layer of SiO2 and Ta separates magnetic laminations; the SiO2 layer suppresses eddy
currents while the Ta helps to smooth roughness in the sputtered SiO2 layer. Coupling be-
tween inductors is employed to avoid magnetic saturation and improve converter transient
response [93–95]. This inductor topology differs from previous works in that the core is pla-
nar and the magnetic lamination thickness and spacing is optimized to avoid the formation
of domain walls as well as eddy currents, which can increase losses at high frequency.
Measurements of the magnetic properties of the electroplated yoke materials will be
described, including high frequency permeability measurements. Aspects of the design and
fabrication of the inductors will be discussed. Finally, the performance of various fabricated
inductors will be described.
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Figure 4.14: Proposed magnetic-core four phase coupled power inductor, copper windings
(red), CZT core (grey).
Figure 4.15: Cross-sectional SEM image of magnetic core showing 20 repeating laminations
of [Ta/CZT/SiO2] layers.
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4.4.1 Fabrication of Magnetic Core Power Inductors
The inductor fabrication is composed of four major deposition steps; the sequential deposi-
tion of the bottom copper windings, magnetic core, copper VIAs and top copper windings,
with several depositions of thin films for insulating, adhesion or seeding interspersed. The
three layers of the Cu windings metallization were fabricated around the magnetic core.
The bottom Cu windings layer will henceforth be referred to as M1, the Cu windings VIA
layer as V1, the top Cu windings layer as M2, and the laminated magnetic core as C1.
Cu was chosen for the windings due to its low resistivity and ability to be planarized in a
Damascene process.
The substrate used for the inductor structure was a 1-µm thermally grown SiO2 layer
on Si. The substrate was cleaned and subsequently subjected to a dehydration bake. To
form M1, MicroChem SU-8 photoresist was spun on the substrate, patterned VIA contact
photolithography, developed, and hard baked to create 5-µm deep trenches. Next, a Ta
adhesion layer and a Cu seed layer were sputter deposited followed by electrodeposition of
5.5-µm Cu to overfill the trenches. The electroplated Cu was then planarized in a G&P
Poli-400 chemical-mechanical polishing (CMP) tool to remove the Ta and Cu on the SU-8
and leave 5 microns of Cu in the trenches. Another SU-8 layer was spun on, patterned, and
hard baked to provide electrical isolation between the M1 and C1 layers and open up the
VIAs for V1.
Fabrication of the C1 layer proved more difficult due to the multiple material systems
present in the laminations of the core. The non-existence of a wet etch chemistry that
effectively removes Ta, CZT, and SiO2 in a 4- to 5-µm thick film led to the use of a
lift-off process to fabricate C1. The lift-off process consisted of spinning on the lift-off
resist MicroChem LOR 30B followed by a soft bake. Next, the imaging resist Shipley
Microposit S1811 was spun on and soft baked. This bilayer resist stack was patterned
and developed to open up the core feature. Due to LOR 30B being dissolved faster than
S1811 in the developer, an undercut forms in the lift-off resist. The magnetic core was
sputter deposited under a magnetic bias in the system described previously. Due to the
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Figure 4.16: Cross-sectional SEM image of magnetic core showing sidewall of magnetic core.
limitations of the spin speed and resultant thickness of LOR 30B, the total thickness of the
fabricated core cannot exceed 4.1-µm. The lift-off process is completed by immersing the
sample in a solvent to dissolve the LOR and photoresist, subsequently causing the unwanted
magnetic core material to lift-off of the substrate. The undercut in the lift-off resist causes
an undesirably sloped sidewall profile along the openings and edges of C1 as shown in Fig.
4.16. Investigation into the implication of this sidewall profile on domain formation and
orange peel coupling between magnetic layers is ongoing.
The V1 and M2 layers are formed by repeating the same steps that were used to
fabricate M1, except for the addition of a pre-clean step before the Ta (adhesion layer) and
Cu (seed layer) sputter deposition steps. In a UHV chamber, the exposed Cu from the
M1 and V1 layers are exposed to an Ar glow discharge to remove the native copper oxide.
Electrical testing suggests that a large contact resistance is still forming at these interfaces,
requiring a burn-in for the resistance to final be reduced. The completed devices is shown
in Fig. 4.17. The thickness difference between C1 ( 4.1-µm) and V1 (5-µm) is purposely
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Figure 4.17: Photo of thin-film magnetic power inductor
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incorporated to create the electrical isolation layer of SU-8 between them.
4.4.2 Instrumentation for In-situ Rotation of Magnetic Anisotropy
Well-defined magnetic anisotropy is a critical property for soft magnetic materials used in a
wide range of applications, not only power management devices [19, 96], but also thin-film
magnetic recording heads [97], magnetic random access memory [98] and on-chip magnetic
field sensors [99–101]. As these applications continuously seek higher sensitivity, smaller
device sizes, and lower power dissipation, respectively, the magnetic thin films included
require more nearly-ideal soft magnetic properties. Near-zero coercive field (HC) and high
magnetic permeability (χm) along particular axes of the devices are desirable.
To induce uniaxial or unidirectional anisotropy in an alloy ferromagnetic thin film,
either amorphous or polycrystalline, deposition or postannealing in the presence of a mag-
netic field is generally required [102,103]. Deposition in magnetic field saves a process step
and is advantageous for multi- layer or device structures which are temperature-sensitive.
The external magnetic field during sputtering is often applied by a permanent magnet as-
sembly fixed to the sample stage, which rotates to ensure the uniformity of the deposited
(typically sputtered) film [48, 103]. It is then difficult, if not impossible, to change the
direction of anisotropy in different layers of a laminated structure without breaking vac-
uum. Raanaei et al. [104] have rotated anisotropy in situ manually, with a wobble stick,
by repositioning the sample on a permanent magnet plate. This approach is prohibitively
cumbersome for structures with more than one or two anisotropy rotations [99, 105] and
could not easily be adapted for production. A structure with variable anisotropy axes
in successive films could be interesting for both fundamental and applied sciences; Zohar
and Bailey [106] used orthogonal induced anisotropy in ferromagnetic (FM)/non-magnetic
(NM)/ferromagnetic (FM) structures to search for a hallmark of the spin pumping effect;
in a device proposed by Frommberger et al. [55], it functions as the isotropic magnetic core
of a toroidal thin-film inductor in on-chip DC-DC converters.
Here, we describe a new technique to achieve the vector control of magnetic anisotropy
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Figure 4.18: Diagram showing a) Layout of the field sputtering system; FE: electrical
feedthrough for the coils of the electromagnet, 2 3/4 conflat flange (CF); PS2, PS1: bipolar
power supplies (Kepco BOP 20-20M) for coil pairs 2 and 1, respectively; DAQ: MIO DAQ
(NI 6212); b) shape and dimensions of the silicon steel core (4% Si, Scientific Alloys) ; c)
coils arrangement of the electromagnet and magnetic flux in the core.
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in the layers of magnetic heterostructures. We apply an external magnetic field during sput-
tering using an ultrahigh vacuum (UHV) compatible quadrupole electromagnet with two
pairs of coils. The magnitude of the field can be adjusted easily through the amplitude of
bipolar, sinusoidal currents running through the coils; the direction of the field is determined
by the phase of the sinusoid. To ensure that the angle between the sample and the field is
fixed for an individual layer during sputtering, rotation of the field direction is synchronized
with the physical rotation of the sample. This approach enables the integration of precise
anisotropy control into automation of the sputtering process, making it possible to sputter
complex multilayered magnetic structures with engineered anisotropy.
The layout of our six-target UHV magnetron sputtering chamber with the in situ
quadrupole electromagnet installed is illustrated in Figure 4.18(a). Base pressure of the
cryopumped chamber is 2× 10−9 Torr without baking. During sputtering, the sample sits
at the center point of the chamber, facing down. The targets are arranged at the bottom of
the chamber in a fourfold symmetric manner, each inclining towards the focal point at a 30 o
angle from the cylindrical axis, in a confocal sputter-up geometry. The adatoms flux from an
individual target will be slightly nonuniform across the surface of the substrate. To ensure
the homogeneity of the sputtered film, physical rotation of the sample stage is necessary.
The rotation is controlled by the combination of a stepper motor and motor controller.
While the electromagnet is fixed to a top flange of the chamber (using groove grabbers) and
remains stationary, the magnetic field it generates can rotate by phasing sinusoidal currents
through the coils of a quadrupole electromagnet (described in the following paragraphs).
We use a National Instruments multiple IO data acquisition de- vice (NI6212, DAQ in
Figure 4.18(a) to communicate between the power supplies to the coils (PS1, PS2 in Figure
4.18(a)) and the stepper motor controller (SMC in Figure 4.18(a)), and synchronize the
rotating magnetic field with the physical rotation of the sample.
We use a Lin Engineering 5718M high torque stepper motor to rotate the sample.
The motor is installed on top of the chamber via a 2 3/4” conflat flange (CF) magnetically
coupled rotary feedthrough (Thermionics FRMRE-275-38/MS-EDR), which is mounted on
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a linear translator with 2” of z travel (Thermionics Z-B275C-T275T-1.53-2). The sample
stage is attached to the end of the motor shaft. The programmable Thermionics TMC
1-C motor controller controls the step- per motor, at 800 steps per cycle with a designated
angular speed. The motor controller has 11 user I/Os (digital or analog), and one of them is
programmed to change the digital output level between high and low every 5 steps, sending
out a square wave with 80 rising edges for each full rotation of the motor. This digital pulse
train is sent to the PFI0 terminal (clk in DAQ, Figure 4.18(a)) on the DAQ NI6212. The
PFI0 terminal is a digital input channel used for the timer input. The clock rate in NI6212
is therefore determined by the rotation speed of the sample stage; and for each rotation of
the motor, 80 clock pulses occur.
To implement field sputtering, we apply the external magnetic field using the elec-
tromagnet with a quadrupole silicon steel core (4% Si Fe, Scientific Alloys) and 2 pairs of
coils (4 coils total), as specified in Figures 4.18(b) and 4.18(c). Each coil has approximately
250 turns of 14 G Cu wire coated with polyamideimde (NEMA MW 35-C, class 200). The
electro- magnet assembly is suspended from the top of the chamber and is fixed as an
integrated part of the sputtering system.
The center point O of the electromagnet coincides with the sample stage, to form
a uniform in-plane magnetic field across the sample surface. The two sets of coil pairs
are connected to two identical Kepco bipolar operational power supplies (BOP 20-20M),
respectively, via a 2 3/4” CF electrical feedthrough, as shown in Figure 4.18(a). See items
FE, PS1, PS2. The power supplies are controlled under voltage programming input mode,
the input signals coming from the two analog output channels AO0 and AO1 of the DAQ
NI6212, for coil pairs 1 and 2, respectively. Figure 4.18(c) shows the distribution of magnetic
fluxes in the electromagnet core. Magnetic flux a is generated by the coils in Pair 1, while
flux b is generated by Pair 2. The flux flowing through poles p2, p4 is thus a+ b, and that
through p1, p3 is a − b. At the center point O, the magnetic field is therefore determined
by the vector sum of a+ b and a− b, as illustrated in Figure 4.19(a). If the currents in the
coils are alternating at a quasi-static (≤ 1 Hz) rate, we can assume that the fluxes follow
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Figure 4.19: Diagram showing a) Schematic: vector sum of the two orthogonal fluxes at the
center point of the electro- magnet; b) the correspondence between the sputtering field and
the applied ac currents; as shown in the middle panel, different choice in the initial phase
would make the field start rotating at a different angle.
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the instantaneous currents. By applying currents in the form of sin(ωt+ φ)× cos(ωt+ φ),
where ω is the angular speed and φ is the initial phase, and separating the currents in the
two pairs of coils by a phase difference of pi/4, we achieve a vector sum of constant norm
rotating at the given angular speed, as shown in Figure 4.19(b).
In terms of instrumentation, we define 80 evenly spaced sampling points on each
of the two AC curves in Figure 4.19(b). These two sets of values are then written to the
analog output channels of NI6212, AO0, and AO1, at the clock rate, which is determined
by the motor rotation speed. Since there are 80 sampling points for one period of the
magnetic field rotation and 80 digital pulses for one rotation of the motor, the field rotates
synchronously with the sample. To change the angle between the sample reference axis
and the magnetic field, it is sufficient to change the initial phase φ of the ac current curve
sin(ωt+ φ)× cos(ωt+ φ). This can be programmed in a straightforward manner.
To verify that the magnetic field does rotate as programmed, we set the sample
rotation speed to 0.25 RPM and measured the field strength at point O in the x-direction
using a LakeShore 421 Gauss probe, varying the voltage input amplitude to AO channels
of NI6212. The measured field strength showed clear sinusoidal variation with a period of
4 s. The amplitude of the measured sinusoidal curves are shown in Figure 4.20, which has
a linear dependence on the amplitude of the AC voltage output of the power supplies.
4.4.3 Magnetic Material Optimization for Magnetic Core Power Induc-
tors
The proposed inductor structure is advantageous because the planar nature of the core
allows for reduced core losses. While laminating the core with insulating layers will suppress
losses due to eddy currents, the coercivity, or hysteresis, of the magnetic material is still
a source of loss in the inductor. Coercivity is a result of two magnetic processes: single-
domain rotation and domain wall motion. We can reduce the coercivity associated with
single-domain rotation by material selection and optimization of deposition conditions. We
can reduce losses from domain wall motion by optimizing the spacer layer between adjacent
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Figure 4.20: Plot showing the linear relationship between the applied voltage control and
measured magnitude of the rotating magnetic field.
laminations of magnetic material that have the same orientation of anisotropy in order to
promote flux closure, or dipolar-coupling, between the adjacent layers, which suppresses
domain formation [107].
Integrated ferromagnetic (FM)-core inductors have been limited in the enhancement
of inductance density over air-core structures, of a factor 30 at best [108], due to magneto-
static edge effects. Toroidal, flux-closed structures avoid this problem and can increase the
effective permeability to as high as µr of the core [55]. The challenge lies in two aspects. One
is engineering an isotropic core, keeping high permeability with low hysteresis loss through-
out the closed path, while FM films typically have uniaxial anisotropy [65]. Another is
aligning the magnetization transverse to the flux path for high permeability, overcoming
the demagnetizing effect from the path shape. Ni80Fe20 (Py) (4piMs = 10.75kG, ρ = 20Ω·
cm) and Co91.5Zr4Ta4.5 (CZT) (4piMs = 17kG, ρ = 100Ω· cm) are well-investigated soft
magnetic materials with much application in magnetoelectronics [109]. We choose them
as candidates for the toroidal core material and address the above-mentioned two issues
accordingly.
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First, to achieve isotropy in magnetic films, we use the concept of isotropic high
permeability multilayers, proposed by Frommberger et al. [105]. In an improvement over
this prior work, we have incorporated a quadrupole electromagnet into the UHV magnetron
sputtering chamber, which enables an in situ magnetic field rotating synchronously with the
substrate at arbitrary phase difference [110]. Successive laminations of FM material with
anisotropy axes rotating at designated step could be obtained in one deposition, without
breaking vacuum. In addition, very low Ar pressure during DC sputtering is used in our
system, allowing for a mean free path comparable with the target-substrate separation. We
show in this manuscript control of the soft magnetic properties of single-layer extended
films by varying the sputtering voltage and thus the kinetic energy of the incident particles,
optimizing the building blocks for isotropic multi-layered films.
Second, to arrange the high-permeability axis along the flux path, we fabricate elon-
gated structures (rectangles and stripes) and induce the easy axis transverse to the long
lateral dimension. By using FM/nonmagnetic (NM)/FM trilayers, we expect to produce
the easy-axis state in the element originating from the dipolar coupling between the two
FM layers [107]. The elimination of domain walls (DWs) (inevitable in the closure-domain
states in single-layer patterned elements) leads to nearly-pure rotational hard-axis response
when an external field is applied along the elongated direction. We found CZT more suit-
able for this application with its relatively high induced anisotropy overcoming the shape
anisotropy. Negligible hysteresis loss could be achieved in these elements. However we
did not find proof of the easy-axis state in the Py trilayer elements, conflicting with the
calculated phase diagrams in ref. [107].
The power dissipation in metallic inductor cores comes from two sources of loss:
eddy currents and hysteresis [109]. Laminating the magnetic alloy film with a dielectric,
NM material (SiO2) is thought to inhibit the eddy currents and reduces the coercivity
significantly [111,112]. In optimizing the multilayered structure, the first step is to determine
the optimal single FM layer thickness tFM and its deposition conditions. To eliminate the
eddy currents, tFM should be thinner than the skin depth δ of the FM material, δPy =
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159 nm, δCZT = 622nm at 500 MHz, calculated from parameters given in ref. [109]. In
terms of the hysteresis, we attribute the easy-axis (EA) coercivity HEAc dominantly to the
interaction of 180o DWs with surface irregularities, since Py (polycrystalline) and CZT
(amorphous) both have zero magnetostriction [113]. The coercive field can be estimated
proportional to ∆tFM/tFM , where ∆tFM is the fluctuation in film thickness. Hard-axis
(HA) coercivity comes from the small local fluctuation of induced anisotropy which leads
to ripple domains [114]. The magnetization orienting in the HA in the DWs contributes
to the remanent magnetization in HA loop. HHAc is thus not associated with DW motion.
However, longer wavelength of anisotropy dispersion or better film homogeneity will reduce
the DW density in the HA remanent state, leading to a reduction in HHAc .
4.21 shows the thickness dependence of EA and HA coercivity in extended single-
layer films. The uniaxial anisotropy (HPyk = 3.5 Oe, H
CZT
k = 20 Oe measured with BH loop
tracer) is induced during deposition, by a field of about 75 Oe imposed by the quadrupole
electromagnet. The DC sputtering voltage and Ar pressure for Py and CZT were 480 V, 1.3
mTorr and 420V, 1.2 mTorr, respectively (we see voltage as a critical parameter determining
the film surface quality, explained in the next section). While thicker amorphous CZT
films, up to 500 nm, might have given much lower coercivity (0.015 Oe) [74], we found
crystalization in our 400 nm film, confirmed by XRD, leading to an abrupt increase in Hc.
Elevated substrate temperature during long depostion may contribute to this result since
the sample stage is not water-cooled in our system. 100 nm Py film is in the vicinity of
transition from cross-tie walls to asymmetric Bloch walls [115], showing an increase in HEAc
while HHAc remained at the same level. If we plot the EA coercivity as a function of 1/tFM
in the region where no DW-type transition or crystallization occurs, the data show linearity,
which is expected from HEAc ∝ ∆tFM/tFM . The offset might reflect the intrinsic Hc not
associated with the FM surface property.
Next, we chose the film thicknesses with the lowest coercivity, i.e. 80 nm for Py
and 200nm for CZT, for further optimization in deposition conditions. We keep the lowest
possible Ar pressure ( 1.2 mTorr) during sputtering for all depositions, with an estimated
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Figure 4.21: Thickness (tFM ) dependence of coercivity (Hc) in uniaxial anisotropy extended
single-layer films, Py(left) and CZT(right). Lower panel demonstrates the linear dependence
of HEAc on the inverse of tFM , 1/tFM , while ∆tFM remains at the same level at a specific
sputtering voltage.
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Figure 4.22: Sputtering voltage dependence of coercivity (Hc) in uniaxial anisotropy ex-
tended single-layer films with the optimized thickness, Py 80 nm (left) and CZT 200 nm
(right).
mean free path of 4 cm which is comparable with the target-substrate separation of 10 cm.
Sufficient presputtering ensures the target composition in the deposited films [116]. The
average sputtered atom energy, E, is dependent on the DC sputtering voltage, given by







where Us is the surface energy barrier for the atoms to escape from the target,
γ = (4M1M2)/(M1 + M2)
2 with M1 and M2 being the incident and sputtered particle
weight respectively, and Eion is the incident Ar ion energy (proportional to the sputtering
voltage).
This equation gives sputtered Co atom energy at 4.85 eV and 6.3 eV under sput-
tering voltage of 400 V and 600 V, respectively. Similar conclusion could be drawn about
the fast neutrals, which are back-reflected Ar ions combined with electrons. These ener-
getic particles, especially the high-energy fast neutrals, bombard the sample surface and
improve the diffusivity of the adatoms, leading to enhanced film homogeneity and lower
surface roughness [117]. 4.22 demonstrates the reduction of coercivity with increasing sput-
tering voltage, noticeably with CZT showing a monotonic trend. The resultant CZT film
characteristics are shown in Table 4.2.
After optimizing the individual CZT layer thickness and the deposition conditions,
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Figure 4.23: BH loops for Co91.5Zr4.0Ta4.5(200 nm)/SiO2(4 nm)/Co91.5Zr4.0Ta4.5(200 nm)
structures. The inset at the lower right minor loops on induced hard axis showing linear
response with negligible hysteresis loss, at 0 and 10 Oe bias fields. The permeability is
slightly reduced in minor loops. (a) 1 cm × 150 µm (b) 400 µm × 100 µm.
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Hc (Oe) 0.4 (Easy)
0.4(Hard)
Resistivity (µΩ·cm) 200
we examine the shape anisotropy in patterned structures. For applications in integrated
inductors, lateral dimensions of several hundred microns are of the most interest [109]. One
of our potential implementations of the mangetic core structures is described in ref. [21].
To imitate the device operation conditions in a physically tangible manner for materials
engineering, we make films with the lowest number of laminations, namely an FM/SiO2(4
nm)/FM sandwich trilayer with the optimized individual FM layer thickness. We then
pattern the parent films, using photolithography and liftoff process, into stripes (1 cm ×
150 µm) and rectangles (400 µm × 100 µm), with the induced EA parallel to the short
axis of the patterned elements. The classic work of Slonczewski [107] examined the domain
configurations in infinitely long FM/NM/FM stripes thoroughly, and demonstrated the flux-
closure between the two FM layers, leading to single-domain easy-axis state in the individual
FM layer. We find our elongated sandwich structures within the dimension range of this
desirable configuration, and hope to realize a linear hard-axis response along the long axis
in quasi-static (16 Hz) BH loop tracer measurements.
Figure 4.24 shows magnetic force microscopy (MFM) images of single-layer and
dipolar-coupled bi-layer magnetic material patterned as a tile; domain walls are clearly
present in the single layer while absent in the bi-layer. To avoid formation of domain walls,
the spacing between magnetic laminations should be 10nm so that the path of magnetic
flux, which is induced by the easy axis magnetization, may be easily closed between adjacent
layers while avoiding the formation of pinholes in the insulating spacer layer that would
allow the laminations to be exchange-coupled. Likewise, the 10nm spacer layer should be
thick enough to outweigh any convexity that may occur in the films and would result in
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orange-peel coupling between layers. The likely consequence of either exchange or orange-
peel coupling between adjacent magnetic layers is the formation of domain walls within the
core.
The antiparallel alignment of magnetization in the two FM layers along the short
axis in elongated FM/NM/FM sandwich structures could be inferred from the specific shape
of the BH loop measured along the short axis, with a plateau at low applied field, centered
at zero [118]. This feature is clearly shown in 4.23, for CZT(200 nm)/SiO2(4 nm)/CZT(200
nm) stripes and rectangles. Note, however, that this plateau is much more accentuated in
the long stripes (4.23a) than in the rectangles (4.23b). Furthermore, we did not observe any
plateau in the Py(80 nm)/SiO2(4 nm)/Py(80 nm) systems (loops not shown). A possible
explanation for the weakening of this antiparallel flux-closure between the FM layers is
the extra demagnetizing effect introduced by the sharp corners of the rectangular shape,
preventing the local formation of edge curling wall [107]. In the theoretical models of
Slonczewski, the FM/NM/FM stripes are infinitely long, and the effects at the ends are
eliminated. In our case, the stripes 1 cm × 150 µm are better suited to the theoretical model.
An estimation of the shape anisotropy in the Py elements, Hshape = Ms(2t/pi)(1/omega−
1/l) where t is the thickness, w is the width and l is the length of the FM slab, respectively,
gives 4.5 Oe, which is at least equivalent to, if not dominating over the induced anisotropy
Hk = 3.5 Oe.
4.4.4 Design Optimization of Magnetic Core Power Inductors
A reluctance based analytical model has been derived for an inductor structure similar to
the proposed device in [94]. This model is effective at predicting the general behavior of
the inductor currents and their coupled interactions but unfortunately, it does not produce
usable solutions for key device parameters, such as inductance and coupling coefficient, in
terms of physical dimensions of the device. This makes analytically finding an optimum
design point untenable. The model can, however, facilitate numerical design optimization
as demonstrated in [94]. Unfortunately, for the case of thin film inductors, we found dis-
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crepancies in the inductor behavior in analytical MATLAB simulations versus finite element
analysis (FEA) simulations. This is a result of poor analytical modeling of the reluctance
for flux paths outside of the plane of the magnetic core, which are substantial in thin film
inductors and can result in reduced coupling coefficient.
With our inability to analytically optimize the inductor design, we have relied on
iterative simulations in the FEA simulator Maxwell for design optimization. Fig. 4.25
shows a fabricated CZT core with significant design dimensions indicated. The rung width,
WRUNG, rung space, SRUNG, rung length, LRUNG, and stringer width, WSTRING, for the
final design are 120µm, 50µm, 270µm and 140µm respectively so that the total device di-
mensions are 630µm × 550µm occupying 0.35mm2. Increasing WRUNG will reduce the
reluctance for magnetic flux in the core at the expense of winding length, which would
increase DC resistance. SRUNG is desired to be as small as possible in order to maximize
coupling between adjacent inductors, however, this space must be large enough to accom-
modate the winding VIAs which will be placed between the rungs. Reducing LRUNG will
reduce the magnetic path length and increase inductance at the expense of winding cross
section, which will increase DC resistance. Increasing WSTRING will help to improve cou-
pling between inductors, but with diminishing effect, while it consumes more total area and
hence reduces current density.
4.4.5 Electrical Performance of Magnetic Core Power Inductor
Simulations in the FEA solver Maxwell indicate a peak current density for the device of
11A/mm2 limited by magnetic saturation. Frequency domain simulation results are shown
in Fig. 4.27, where the DC resistance is 90mΩ and the average Lself across the four phases
at 100MHz is 16.5nH, with a coupling factor of 0.12 between each of the phases. The sim-
ulator includes eddy current losses in both the core and the windings along with estimated
hysteretic losses, but does not consider more complicated effects such as domain motion.
Simulated time domain waveforms of the inductor current ripple are shown in Fig. 4.28
where D=0.625. Coupling between the inductor phases reduces inductor current ripple and
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Figure 4.24: MFM images of a single magnetic layer (left) and a dipolar coupled bi-layer
(right), note domain walls do not form in bi-layer.
Figure 4.25: Fabricated CZT core with optimized dimensions.
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Figure 4.26: Photograph of magnetic core inductor test site.
also keeps the peak flux density below 1.2T, the saturation magnetization (Ms) of CZT.
The inductors were built in an array of test sites on 12mm × 12mm coupons as shown
in Fig. 4.26. Before taking electrical measurements, a burn-in process was performed on
the completed four-turn coupled inductors to destroy any copper oxide that remained at
the M1/V1 and V1/M2 interfaces. A native copper oxide layer formed at these junctions
when the Cu windings were exposed to ambient atmosphere before the adhesion and seed
layer depositions. The Ar plasma etch employed before these depositions was ineffective as
indicated by a high initial resistance across the windings. For the process, a voltage of 10
V was applied across the Cu windings of each inductor with a current limit of 0.5 A for 5
minutes. A significant reduction in resistance was typically observed within the first two
minutes, after which the coil resistance stabilized.
Electrical measurements showed a DC resistance for the 5-µm thick Cu windings
of 0.48 Ω, which is 4× higher than the expected value of 0.12 Ω. The higher resistance
is attributed to the copper oxide at the M1/V1 and V1/M2 interfaces that remained after
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the burn-in process described above. The high frequency performance of the inductors was
measured on an Agilent N5230A Network Analyzer, with Cascade Microtech Infinity 40 Ghz
Dual Line GSGSG probes on 100µm pitch. Fig. 4.29 shows the frequency response of the
inductance and resistance measured for a single inductor with a measured self-inductance
of 7.4 nH sustained up to 100 MHz and roll-off to half this low-frequency value at 450 MHz.
This measured inductance is more than 65× higher than what would be calculated from an
air-core inductor of equivalent geometry and results in an inductance density of 82 nH/mm2
for our inductor dimensions. The inductor resistance is 400mΩ, which is approximately
4× higher than the expected value, this higher resistance is attributed to a high contact
resistance at the interface of V1 with M1 and M2, we believe that a continued process
development on the fabrication of these VIAs will result in a 4× reduction in total winding
resistance. Measuring the coupling effect of the four solenoid inductors was not possible
due to the low yield of completely fabricated Cu windings for the four sets of inductors on
one device.
4.5 Summary
Fabrication of both magnetic-clad and magnetic-core inductors has been demonstrated.
Electroplating through a resist mask was used to produce the Ni45Fe55 magnetic yoke ma-
terials with good control of film thickness, composition, and magnetic properties, but the
magnetic response of the films was reduced at higher frequencies due to the occurrence of
eddy currents. Sputtering of Co91.5Zr4.0Ta4.5 has also been used to build magnetic cores
and has demonstrated improved high frequency response over the electroplated films, with
a corner frequency approximately 10× higher. By incorporating magnetic materials in the
magnetic-clad topology, the inductance of 2-turn coil inductors was enhanced up to about 6×
over the air-core equivalent; an inductance density of 130 nH/mm2 was obtained. Likewise,
with the magnetic-core variant the inductance of a 4-turn coil was enhanced by an esti-
mated 65× over the air-core equivalent; an inductance density of 85 nH/mm2 was obtained.
For the magnetic-clad inductors, improved inductor performance is expected through yoke
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Figure 4.27: Simulated inductor resistance over frequency.
Figure 4.28: Time domain simulation of the inductor current in the proposed four phase
coupled inductor.
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lamination and/or adoption of more resistive yoke material, which should improve the high
frequency response. For the magnetic-core inductors improved performance is expected
with improvement in the copper damascene process and magnetic core patterning process.
In both cases, the inductors would benefit from increased thickness of both the conducting
and magnetic layers, but this comes at the expense of increased process complexity.
In comparing the magnetic deposition processes, it is clear that sputtering the mag-
netic layers allows for the incorporation of insulating laminations that suppress eddy cur-
rents and consequently improve the high frequency response of the devices. However, it
is likely that sputtering will be more expensive in high-volume manufacturing and the
magnetic films may incur stress that causes wafer bow on 200mm or 300mm wafers. Elec-
troplating on the other hand, can be cheaper in high volume manufacturing, due to lower
equipment cost and fast deposition times, also the plated film stress can be significantly
lower. Unfortunately, the inability to include insulating laminations allows for the formation
of eddy currents and significantly impedes the high frequency behavior of the magnetics.
It is difficult to make a direct comparison between the two inductor topologies,
magnetic-clad and magnetic-core, because in the demonstrations built so far there is a large
discrepancy in the performance of the magnetic layers, which have significant impact on the
inductor performance. The magnetic-clad topology is attractive because the orientation
of the inductor’s magnetic field maintains the same orientation as the uniaxial induced
anisotropy, and thus there is a high utilization of the magnetic film. Likewise, the path of
that magnetic flux is short, which improves inductance. Finally, the magnetic-clad topology
only uses a single metal layer for the windings, which avoids VIA contact resistance and
presents less challenges for increasing the conductor thickness, thus it is likely that the
overall resistance of the windings would be lower. However, the practicality of the magnetic-
core device appears to make this topology more attractive. The process of the magnetic-core
topology is more compatible with conventional CMOS process technology, as the damascene
process for building the windings is already available in most major foundries, and the only
process addition, the magnetic core, simply requires the deposition and patterning of a
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planar magnetic film. Conversely, the magnetic clad inductors require a non-planar arch
support for the upper magnetic yoke, which is non-conventional and would likely pose
a major challenge for high volume manufacturing. In regards to design utilization, the
inductance, coupling coefficient and resistance are important parameters that will need to
be optimized for different applications and designs. The parameters can be easily tweaked
by changing the number turns and location of the windings in the magnetic-core topology,
changes which can be affected by modifying the design masks, and not the fabrication
processes. For the case of magnetic-clad inductors, the primary mechanisms to modify the
inductance is by increasing the film thickness, a major process modification, or increasing the
inductor length, which may not be possible for area constrained designs. Likewise, adjusting
the coupling coefficient for magnetic-clad inductors requires a modification to the profile of
the hard-baked resist, which is also a major process change. For these reasons, it is believed
that the magnetic-core inductor topology is best suited for a wide variety of applications,
while the magnetic-clad topology may be best for very high current applications where
losses are dominated by winding resistance.
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Figure 4.29: Frequency response of inductance and resistance for a single solenoid inductor.
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Chapter 5
Integrated Voltage Regulators with
Thin-Film Power Inductors
5.1 Introduction
Even with the development of thin-film magnetic power inductors that are suitable for in-
tegrated power conversion, monolithic integration of switched inductor voltage regulators
still poses significant challenges. Modern CMOS processes are already incredibly compli-
cated, with gate lengths of 28nm and decreasing, and as many as 12 interconnect levels.
Additional process steps will add significant complexity and cost to these processes and so
the risks and potential value of any additional steps must be well understood before the
industry commercializes the technology. We have designed and fabricated a prototype in-
tegrated voltage regulator (IVR) system in order to demonstrate the advantages described
in this work and to justify the additional process complexity with the introduction of new
materials and process steps.
While the incorporation of thin-film magnetics is essential for effective switched in-
ductor integrated power conversion, there is flexibility in the method and level of integration
for these devices. The level of device integration could range from being embedded in the
IC packaging (assuming planarity), or to being integrated in the bottom layers of the back-
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end-of-line (BEOL) metal stack, immediately adjacent to the CMOS front-end. The most
practical options seem to be integration in either the top layers of the BEOL, as shown in
Fig. 5.1, or integration on a silicon substrate that can be flip-chip attached to the main
IC. While 3D chip stacking poses many additional risks, the advent of thru-silicon-VIAs
(TSVs) and commercialization of some early 3D IC products, makes chip stacking an at-
tractive approach as it requires no process modification to the main CMOS IC, which avoids
compounding the process complexity of cutting-edge CMOS.
This chapter describes how the challenge of inductor integration can be overcome and
demonstrates a prototype switched-inductor IVR using thin-film magnetic power inductors
that are integrated by 2.5D chip stacking as shown in Fig. 5.2 [28]. Section 5.2 of this
paper describes the design and fabrication of the magnetic-clad inductors that enable the
integration of high current density voltage regulators. Section 5.3 details the buck converter
circuitry that has been designed and fabricated for an IVR test chip. Section 5.4 describes
the 2.5D chip stacking method that is used to integrate the magnetic power inductors with
the IVR test chip and Section 5.5 presents experimental results for the IVR prototype.
5.2 Thin-Film Magnetic Inductors
Efficient power conversion in a switched-inductor IVR requires inductors that deliver both
high current density and high effective inductor efficiency [21]. As described in Chapter 4,
Planar spiral or other inductor topologies that can be constructed using the interconnects
of a typical CMOS process are too resistive to provide efficient on-chip power conversion at
reasonable current densities [11]. The efficient use of surface mount technology (SMT) air-
core inductors, which can provide a current density up to 1.7 A/mm2, has been successfully
demonstrated [8, 9, 78, 82]. However, the size and discrete nature of these devices hinders
the scalability of any IVR incorporating discrete SMT inductors. Fortunately, the advances
in thin-film inductors described in Chapter 4, enable integration of low-profile, thin-film
magnetic power inductors and consequently a much higher level of integration.
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Figure 5.1: Diagram of monolithic integration of magnetic-clad inductors in CMOS back-
end-of-line (BEOL).
Figure 5.2: Diagram of 2.5D integrated voltage regulator (IVR) chip stack. IC with buck
converter and load circuitry flips onto interposer with power inductors, which wirebonds to
a ball grid array substrate.
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5.2.1 Inductor Design
The power inductor topology that has been chosen for our IVR prototype is the magnetic-
clad variant described in Chapter 4 of this manuscript and shown in Fig. 5.3. Similar
topologies have shown high inductance density and quality factor at relevant frequencies
[18, 19]. The magnetic cladding is anisotropic. As a result, the hard axis of magnetization,
which typically exhibits a more linear relationship between the applied magnetic field and
magnetization, is designed to take the same orientation as the induced magnetic field from
the elongated dimension of the inductor.
Figure 5.3 shows four inductors, where each inductor is coupled with those on either
side of it through the magnetic cladding. The outside inductor wraps around so that all of
the inductors are symmetrically coupled with their neighbors. In order to achieve inverse
coupling, the inductors are driven by the buck converter such that the DC currents through
the windings within a magnetic cladding travel in opposite directions. This inverse coupling
helps to avoid magnetic saturation in the cladding, improving maximum achievable current
densities [93]. This is possible in the case of a multi-phase buck converter because the DC
current through each of the inductors is balanced such that the DC magnetic field from
adjacent windings is equal and opposite, effectively canceling the DC field in the magnetic
cladding. This inverse coupling also reduces inductor current ripple and improves transient
response [95]. The current density benefit that is obtained from inverse coupling for the
case of a two-phase buck converter with our inductor structures is modeled and verified
in [119]. Similarly, the improvement in effective inductor efficiency and current density
obtained with inverse coupling in multi-phase buck converters is modeled in [21].
5.2.2 Inductor Fabrication
The inductor fabrication is describers in great detail in Chapter 4. Fabrication requires
successive electroplating deposition of the bottom magnetic core, copper windings, and top
magnetic core. The windings are electrically isolated from the bottom magnetic core with
a layer of silicon nitride, while a hard-baked resist process is used for electrical isolation
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Figure 5.3: Top view of four single-turn, coupled power inductors (left), cross-section of
magnetic cores and windings (top right) and magnetization curves for the Ni-Fe core ma-
terial (bottom right).
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from the top core. The hard-baked resist provides physical support to the top magnetic
core and has a gentle taper to the sidewalls so that the top core arches over the windings
without any abrupt transitions that would cause undesirable micromagnetic effects. The
space between top and bottom magnetic cores is minimized at the device edge to provide a
low reluctance path through the core and hence a large inductance. The properties of the
magnetic materials employed in these devices are described in Chapter 4.
5.3 Integrated Buck Converter
An eight-phase buck converter has been designed to drive the magnetic core power inductors.
The controller is designed to accommodate any number of inductor phases up to eight, with
variations of inductance values and coupling strengths. The buck converter IC is designed
and fabricated in IBMs 45 nm SOI technology. The IC is shown in Fig. 5.4 and includes the
buck converter, a network-on-chip that acts as a realistic on-chip load, an artificial load used
for characterizing the buck converter, and input and output decoupling capacitance. Within
the buck converter, the control circuitry occupies 0.178 mm2, while the bridge FETs occupy
0.1 mm2. The bridge FETs are thick-oxide devices, capable of withstanding a maximum Vds
of 1.8 V. A total of 48 nF of deep-trench (DT) and thick oxide MOS capacitance decouples
VOUT and occupies 0.40 mm
2, while 21 nF of DT occupying 0.52 mm2 decouples the 1.8V
input supply to compensate for the large PDN impedance (due primarily to the wirebond
connections in this prototype).
5.3.1 Feedback Controller
Figure 5.8 shows a system level diagram of the IVR. The buck converter control circuitry
resides on the IC and is composed of two control loops, a slow voltage-mode outer loop that
provides low-frequency regulation and a fast inner loop that responds to high-frequency
load transients. The digital pulse-width modulator (DPWM) receives an eight-bit voltage
identifier code (VID), from which it derives up to eight pulse-width modulation (PWM)
signals with programmable switching frequency, fs, and phase relationships. The resolution
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Figure 5.4: Photograph of buck converter IC.
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of the DPWM is limited to the 250 ps period of a high-frequency reference clock provided
by an on-chip PLL. The DPWM also generates an analog reference voltage, VREF , from
a clean 1.8V for the outer feedback loop. The compensator for the outer feedback loop is
a low-pass filter with programmable pole frequency, typically chosen 10 to 16 times lower
(depending on inductance value) than the effective switching frequency N · fs, where N
is the number of phases in operation. The outer feedback voltage, VFB,O, drives a delay
line that modulates the DPWM output to create the reference PWM signal, VPWM , which
subsequently drives the fast non-linear inner control block.
The fast inner loop is shown in Fig. 5.5. This inner loop employees the non-linear
feedback principles described in Chapter 3 of this manuscript. Signal VPWM drives an
RC filter to generate the inner reference voltage, VREF,I , while the bridge output voltage
for each phase, VBRIDGE , drives another RC filter to generate the inner feedback voltage,
VFB,I . The pole in both RC low-pass filters is chosen to be below fs so that the steady state
amplitude of VREF,I and VFB,I is around 150 mV, which gives a small signal feedback gain of
30 V/V and ensures stable loop dynamics. In steady state, VFB,I will slew behind VREF,I
and the resultant evaluation of the comparator causes VBRIDGE to closely track VPWM . In
the event of a large load current transient, the error in the output voltage, VOUT , will couple
across CFB onto VFB,I and the comparator will react immediately to reduce overshoot in
VOUT . This fast non-linear response can reduce the required decoupling capacitance on the
output voltage VFB,I .
5.3.2 Integrated Network-on-Chip Load
Also residing on the IC is a 64-tile network-on-chip (NoC) consisting of four parallel, hetero-
geneous, physical network planes with independent frequency domains. The NoC provides
a highly scalable platform for exploring granular power distributions given the ease with
which traffic patterns can be used to modulate load currents and transients. NoCs are
becoming the basic interconnect infrastructure for complex SoCs. Since communication
plays a key role in SoCs and given the very strict energy and performance requirements
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imposed on NoCs, recent designs have reserved a separate voltage-clock domain for the
NoC alone [3]. The NoC provides realistic load behavior and supports experimentation on
supply noise and DVFS. In addition, an artificial load on the IC is capable of generating
large current transients with 0.02 A/ps slew for characterization of the feedback controller.
5.4 2.5D Chip Stacking
Figure 5.6 shows a photograph of the complete 2.5D chip stack. The buck converter IC
is flip-chip attached to the silicon interposer, which holds the custom fabricated coupled
power inductors while breaking out signals and the 1.8 V input power supply to wirebond
pads on the perimeter of the interposer. These signal and power nets are wirebonded to a
generic BGA laminate, which is subsequently placed in a socket for electrical test. Once
the buck converter IC has been attached to the interposer, the bridge FETs on the IC are
able to drive current from the 1.8V input supply through the inductors on the interposer.
This current will pass through the inductors and then back into the IC through C4 bumps
where it is then distributed to the load across the on-chip power distribution network. Four
variations of power inductor have been fabricated on the silicon interposer as shown in
Fig. 5.7: four uncoupled two-turn inductors (type 1), eight single-turn coupled inductors
(type 2), eight two-turn coupled inductors (type 3) and two sets of four single-turn coupled
inductors (type 4). The C4 footprint of the prototype IC is designed to leave a total of 3.2
mm2 in the center of the interposer for the inductors, although most inductor variations
use less than the available area.
The power inductors are not integrated in the front-end-of-line (FEOL) of the CMOS
technology and so the area consumed by these devices comes at substantially reduced cost.
For this reason, the primary constraint on the inductor area in a chip stacking integration
scheme is set by the scalability of the IVR solution, rather than cost of area consumed
by the power inductors. The maximum current density of a candidate inductor topology
must match, or exceed the current density of the load. This will allow the inductor to
reside within the perimeter of the load, and in the case of a multi-core architecture, would
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Figure 5.5: Complete IVR system overview (top) and fast non-linear control loop(bottom).
Figure 5.6: Photograph of packaged 2.5D IVR chip stack.
120
Figure 5.7: Photographs of the four types of silicon interposer that were tested with the
buck converter IC: Four uncoupled two-turn inductors (type 1- upper left), eight single-
turn coupled inductors (type 2- upper right), eight two-turn coupled inductors (type 3-
lower left) and two sets of four single-turn coupled inductors (type 4- lower right).
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provide perfect scalability, where multiple cores can be stamped across the load IC, with
their corresponding set of inductors stamped across the interposer in the same way. In a
worst case, modern high performance digital logic can consume current at levels as high as
2 A/mm2, current density levels that are exceeded by the power inductors employed here.
A significant downside to the 2.5D chip stacking method is the large impedance of
the power delivery network (PDN). The combined impedance in the PDN from the socket,
package, wirebonds, and interposer traces is 70 mΩ at DC, and increases with frequency
due to the inductance of the wirebonds and other traces. The resistive losses from the PDN
are a major source of inefficiency for the system, and the high frequency impedance severely
impairs the ability of the voltage regulator to suppress voltage droop during load current
transients. For this reason, a fully 3D integration approach that incorporates thru-silicon-
vias (TSVs) in the interposer would be favorable for high current applications, as it would
result in substantially reduced PDN impedance.
5.5 Experimental Results
5.5.1 Magnetic Core Inductors
The inductance, coupling coefficient and resistance of a single turn, 1200 µm inductor
with 2 µm thick magnetic layers is shown in Fig. 5.8. The performance exhibited here
is representative of the coupled, single-turn inductors that have been fabricated on the
interposer. The DC inductance of 12.5nH is suitable for integrated power conversion, but
eddy currents are induced in the magnetic core starting in the 10100 MHz range, which
subsequently causes the inductance and eventually the coupling to fall off. At the same time
we see that the eddy currents in the core, as well as the winding skin depth and proximity
effect result in an increase in the winding resistance over the same switching frequency. This
performance is consistent with the measurements of permeability described in Chapter 4,
and is expected to improve significantly with the addition of insulating laminations in the
magnetic core, which will suppress eddy currents.
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Figure 5.8: Inductance (L), coupling coefficient (K) and resistance (R) of coupled single-
turn inductors.
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5.5.2 Integrated Voltage Regulator
The 2.5D IVR chip stack has been assembled and tested in order to verify functionality. In
all DC measurements, the resistive losses from the PDN have been excluded and the input
voltage has been compensated, such that the input voltage at the IC is truly 1.8 V. All
measurements have been conducted with the silicon interposer carrying eight single-turn
coupled inductors, unless otherwise noted, as this inductor configuration provides the best
performance.
Efficiency
The efficiency as a function of output voltage and load current for the IVR is shown in Fig.
5.9 and Fig. 5.10. The efficiency peaks at 75% with output voltage of 1.2V and load current
of 3.2 A. The peak efficiency at 1 V is 71% when the load current is 3 A. The maximum load
current that has been measured for the IVR is 6.3 A, limited by the on-chip load. Figure
5.11 shows the efficiency of IVR when operated at various switching frequencies and load
currents. The optimal switching frequency for the IVR is in the range of 125 to 200 MHz.
The efficiency as a function of load current for each of the four inductor variations is shown
in Fig. 5.12, where the eight single-turn coupled inductors configuration (type 2) is clearly
the most efficient. A breakdown of the IVR losses is shown in Fig. 5.13 for the case of a
1 V output voltage and 3 A load current. At this operating point, approximately 40% of
all inefficiency is due to the high-frequency losses in the inductor, which can primarily be
attributed to the formation of eddy currents in the magnetic core, as described in Section
5.2.
Another major source of loss is the on-chip power distribution network resistance,
as described in Section 5.4. This IVR prototype is designed to act as a flexible platform for
testing various power inductor topologies. Therefore, in the case of the power distribution
network, optimal design has to be compromised for flexibility. In this prototype, once the
load current passes through the inductors it enters the on-chip power distribution network
through C4 bumps near the buck converter. The load current then travels across the on-chip
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Figure 5.9: Efficiency as a function of output voltage at various load currents for the IVR
with Type 2 silicon interposer.
Figure 5.10: Efficiency as a function of load current at various output voltages for an IVR
with Type 2 silicon interposer.
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Figure 5.11: Efficiency as a function of switching frequency at various load currents for an
IVR with Type 2 silicon interposer.
Figure 5.12: Efficiency as a function of load current at 1V output voltage for IVRs with
four different kinds of power inductor.
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Figure 5.13: Loss breakdown and resistive breakdown for an IVR with Type 2 silicon
interposer operating with 1V output and 3A load current.
Figure 5.14: Output voltage ripple of an IVR with Type 2 silicon interposer operating at
100 MHz switching frequency.
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power distribution network (approximately 3 mm) to the artificial load, where the output
voltage is measured. The on-chip power distribution network resistance of approximately
45 mΩ, is accountable for 25% of the converters losses. The remainder of the conversion loss
is attributed to the DC resistance of the inductors and the switching and resistive losses of
the bridge FETs.
The IVR that integrates eight single-turn coupled inductors (type 2) down converts
with peak efficiency at a load current of 3 A, and achieves a maximum current of at least
6.3 A. The inductors occupy 1.96 mm2. Current density for these devices at peak efficiency
is 1.53 A/mm2, and the peak current density is 3.21 A/mm2. The FEOL area consumed by
the buck converter, controller, bridge FETs and some input decoupling capacitance is 0.278
mm2. At peak efficiency, therefore, the FEOL current density for this IVR is 10.8 A/mm2,
while the maximum current density is 22.7 A/mm2. In this calculation we exclude the area
of some input decoupling capacitance, as this capacitance would not be required in a fully
3D integration approach, where the PDN impedance would be lower.
Voltage Ripple
Figure 5.14 shows the output voltage ripple from the IVR as a function of duty cycle when
the buck converter is operating at a switching frequency of 100 MHz. The peak voltage
ripple is 14 mV peak to peak, this occurs when 1/16 = mod(D, 1/8), where D is the duty
cycle. The best case voltage ripple of 3 mV peak to peak occurs when 0 = mod(D, 1/8),
when the inductor current ripple from each of the eight phases almost perfectly cancel. The
IVR voltage ripple is expected to improve dramatically as insulating laminations are added
to the magnetic yoke of the inductors, which will improve high frequency inductance.
Supply Noise
Figure 5.15 shows the frequency spectrum of the output voltage when the buck converter
is switching at 100 MHz. The dominant tone in the output voltage occurs at 800 MHz,
which is the eighth harmonic of the switching frequency and is consistent with expectations
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Figure 5.15: Frequency spectrum of output voltage for IVR with Type 2 silicon interposer
operating with switching frequency of 100 MHz.
for an eight-phase buck converter. The limited spectral content at other harmonics of the
switching frequency indicates that the current through each of the eight inductors is well
balanced. This result confirms that asymmetry in the inductor design, which results from
having the outside inductor phase wrap around as shown in Fig. 5.3, has negligible impact
on the inductor current balance.
Voltage-Mode Feedback Controller
The large impedance of the input PDN significantly impairs the ability of the feedback
controller to suppress load current transients, as the input power supply droops significantly.
However, the load-line regulation capability of the outer voltage-mode feedback loop is
confirmed in Fig. 5.16, where the closed loop output impedance is significantly reduced
with respect to the open loop output impedance. The gain of the error amplifier in the
outer feedback loop can be increased, within the feedback stability constraints, to reduce
the closed loop output impedance of the IVR.
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Figure 5.16: Output voltage as a function of load current for IVR with Type 2 silicon
interposer operating with various feedback settings.
5.6 IVR Thermal Analysis
In order to understand the implications of our chip-stacking approach to inductor integra-
tion, we have conducted a thermal analysis on the IVR. The physical dimensions of the
IVR is described first, then the analysis is followed.
5.6.1 Dimensions and Power Consumption of the System-on-Chip
In the IVR we will analyze, the size of silicon interposer is 6mm×6mm, and the thickness
is 720µm. An 8 cross-coupled inductor is designed on the silicon interposer. The inductor
footprint is 1.2mm×1.2mm, and the metal used for the inductor is 5µm thick and 40µm
wide.The size of the chip is 4mm by 4mm, and the thickness is 380µm. NoC is placed on
the middle of the chip, and the buck converter is placed next to the NoC. I/Os, decoupling
capacitors and peripheries are placed on the boundaries of the NoC and the buck converter.
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(a) Top-down view (b) Side View
Figure 5.17: Cartoon of top and side views of System-on-Chip
Table 5.1: Power consumption of System-on-Chip by functional unit.
Low Current Peak Efficiency High Current
(1W) (2W) (5W)
Buck Converter 83.55 mW 111.3 mW 305.5 mW
Inductor 323.7 mW 425 mW 1133 mW
NoC 1000 mW 2000 mW 5000 mW
PDN 45 mW 180 mW 1125 mW
fills the empty space between the chip and the silicon interposer. We assume a 3mm copper
heat sink on the top of the chip.
From the input voltage Vin=1.8V , the IVR can be operated with many different
output voltage and load conditions. Therefore, in this analysis, we assume the IVR is
operating in VIN=1.8V , and VOUT=1.0V . When VOUT=1.0V , we report the temperature
of each blocks when the load current changes from 1A to 5A. Thus, our power range of
analysis is from 1W to 5W. The efficiency of the IVR varies when the load current changes.
Therefore the power consumption of each design blocks vary in different power range. The
IVR mainly consists of the buck converter, NoC, PDN of the chip, and the power inductor.
Here, we would like to focus our analysis on these four design blocks. Table 5.1 reports the
power consumed by these blocks for analysis.
131
Figure 5.18: Thermal map of the different components of the System-on-Chip
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Figure 5.19: Default temperature of each IVR block
5.6.2 Thermal Analysis of Essential Design Blocks
We start our thermal analysis by analyzing the temperature of each design blocks assuming
each block is operated separately. Fig. 5.18 shows the thermal map of each design blocks,
For the NoC, the maximum temperature rises up to 71◦C when consuming 5W. Each NoC
tile shows a similar temperature map because the NoC is a composed of 64 symmetric digital
blocks. For the case of the power inductor, the maximum temperature rises up to 77◦. Due
to the fact that in this prototype, the inductor itself is lossy and therefore consumes a large
amount of power (Table 5.1) in a relatively small footprint, and 8 inductors are gathered
together, the inductor is the hottest component in this 2.5D system.
For the buck converter, the maximum temperature is 55◦C. The IVR consists of one
DPWM, and eight bridge FETs which are connected to each of the eight power inductors.
The hot spots on the buck converter are the eight bridge FETs. The decoupling capacitors






3) NoC + PDN + IVR
NoC
2) NoC + PDN
NoC
Inductor
4) NoC + Inductor 
Figure 5.20: Scenarios for NoC temperature analysis
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valley between the hot spots of the bridge FETs. These temperature valleys reduce the
peak temperature of the buck converter.
A graph describing the temperature change of each block is shown in Fig.5.19. From
1.0W to 5.0W, the temperature of each block was measured assuming each block was op-
erating separately. When operating at 5W, the highest temperature rise occurs in the
inductor. The Power Distribution Network (PDN) of the IVR is another potential source
of heat, as it is the network where the input power (VIN, IIN) must flow before reaching the
buck converter for power switching. Since the buck converter and the NoC is integrated
together, the PDN lies above both the NoC and buck converter. However, the size of the
PDN is the same as the total chip size (4mm×4mm), and consequently, the temperature
rise by the PDN is not so severe.
In order to understand the implications of thermal coupling between the various
units of this IVR, we would like to investigate what affects the temperature rise on each of
the design blocks, especially the NoC, and the buck converter.
Factors for Temperature Rise in the NoC
As shown in Fig. 5.17 (a), the NoC is surrounded by several design blocks. The buck
converter is placed next to the NoC, the PDN is located above, and the power inductor is
placed below the NoC. Therefore, we examine several scenarios (see Fig. 5.20), to determine
the critical factor affecting temperature rise, and measure the maximum temperature in
NoC. These scenarios are:
1. The default temperature of the NoC. No surrounding block generates heat.
2. NoC and buck converter integrated on the same chip, thus sharing the same PDN,
but assuming the buck converter is designed far away from the NoC.
3. NoC and buck converter integrated on the same chip, placed next to each other, and
sharing the same PDN.
4. Inductor placed below the NoC.
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Figure 5.22: Thermal map of the IVR full chip
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 1) Buck Converter
 2) Buck Converter + PDN
 3) All
Figure 5.23: Temperature increase in different buck converter analysis scenarios
5. All components placed as shown in Fig. 5.17.
From Fig. 5.21, we see that thermal coupling between the NoC and power inductors
dominates the total NoC temperature increase. The fact that buck converter is integrated
adjacent to the NoC, on the same chipd hardly affects to a temperature rise. However, the
global PDN which the NoC and the buck converter share, causes a small temperature rise
to the NoC. Fig. 5.22 shows a temperature map of the IC when all components are placed
on the same IC, replicating our actual IVR implementation.
Knowing that the thermal coupling between the buck converter and the NoC is
negligible, we limit our analysis to the following scenarios in order to determine what affects
the buck converter operating temperature, and what the maximum temperature is.
1. Only buck converter is operating. No surrounding block generates heat.
2. Buck converter and the PDN (above the buck converter) are generating heat.







Figure 5.24: Temperature difference with changing distance between NoC and buck con-
verter.
From Fig. 5.23, we can see that the impact of all other components on the buck con-
verter is almost negligible. Only the global PDN which is located above the buck converter
affects temperature rise in the buck converter. The power inductor on the silicon interposer
hardly affects to the temperature rise of the buck converter, because the inductors on the
interposer are relatively far from the buck converter.
5.6.3 Thermal Coupling Between NoC and the buck converter
From section 5.6.2, it was described that the thermal coupling effect between NoC and the
buck converter is minor. Here, we further analyze about this impact. A test was developed
like Fig. 5.24. Starting from where the NoC and buck converter are close to each other but
do not overlap, we start increasing the distance between these two blocks and measure the
highest temperature. Here, we simulate three different scenarios where with the same 5V
generating buck converter, the NoC is acting as 5W, 3W, and 1W load. For reference, the
maximum temperature of a 5W buck converter is 54.49◦C, and the maximum temperature
of 5W, 3W, and 1W NoC is 70.82◦C, 53.27◦C, and 35.94◦C each. The result in Fig. 5.24
show that in each scenarios, the maximum temperature increases only slightly. Therefore,
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Max : 71.02 °C












Figure 5.25: Temperature map when distance between NoC and buck converter is 0µm and
100µm
changing the distance between the NoC and buck converter do not have a big effect to the
temperature, and is almost neglegible. This is because of the following reasons. First, the
IVR is not a dense power consumer. Like described in section 5.6.2, between the 8 power
FETs, there exist low power consuming components which create a heat vally between the
high power FETs. Therefore, the heat valley in the buck converter prevents from a high
thermal coupling. Second, The hotspot of the 2D NoC is not on the periphery which meets
the IVR directly. Lastly, the heatsink is attached on the top of the IVR chip. Therefore,
majority of the heat flows to the vertical direction than the lateral direction. Due to these







Figure 5.26: Temperature difference when changing overlap distance between NoC and
power inductor
5.6.4 Thermal Coupling Between NoC and the Inductor
Having the Inductor beneath the NoC has a significant impact on the maximum temperature
of the IVR. Here, we analyze how the overlapping distance between the NoC and the
inductor impact the peak IVR temperature.
As illustrated in in Fig. 5.26, we simulate three different scenarios.
• 5W consuming NoC + 5W generating inductor
• 3W consuming NoC + 3W generating inductor
• 1W consuming NoC + 1W generating inductor
In these scenarios, we change the overlapping distance between the NoC and the
inductor, and measure the peak temperature. The overlapping distance was changed from
0um to 1400um. From Fig. 5.26 we see the temperature reduce by almost 30◦C by placing
NoC and inductor adjacent to each other, without overlapping. In general, this analysis
indicates that thermal coupling between different components in a highly integrated system
can have a major impact on the peak temperatures. While we expect the thermal dissipa-
tion of the power inductors to be reduced significantly with further improvements in the
magnetic process, we must also be aware of the placement of these power inductors relative
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Inductor right below NoC


















Figure 5.27: Temperature change when the inductor is placed beneath and adjacent to the
NoC
to the underlying circuity, in order to maintain operating temperatures within reliability
constraints.
5.7 Summary
An eight-phase integrated buck converter that utilizes custom fabricated thin-film magnetic
power inductors has been demonstrated. The IVR prototype provides exceptional current
density; however, conversion efficiency has been hampered by the occurrence of eddy cur-
rents in the inductors magnetic core material. The incorporation of insulating laminations
into the core, or the development of suitable magnetic materials with higher resistivity, will
significantly improve the inductors efficiency and will reduce the thermal dissipation of the
inductors. This IVR demonstration proves many of the advantages to the IVR approach
described in this work, while also illustrating the remaining challenges to commercializing
this technology, which include improving the operating efficiency and maintaining reliabil-
ity, especially in consideration of thermal coupling of the power inductors. However, giving
the apparent value of these innovations, it is our belief that this technology is ready to be




6.1 Summary of contributions
This dissertation describes a body of work conducted to integrate switched-inductor power
converters with an active CMOS substrate. The goal was to overcome the scaling challenges
for power inductors to facility fully-integrated switched-inductor power conversion. Two
custom CMOS substrates were designed and fabricated to advance the techniques discussed
here and demonstrate integrated power conversion with thin-film magnetic inductors. Both
thin-film magnetic clad and core power inductors were fabricated, tested and optimized.
A complete integrated voltage regulation system was characterized for efficiency, current
density, induced supply noise and output-voltage regulation. The efficiency of the integrated
voltage regulator demonstration is limited by eddy currents in the magnetic films, yet
modeling of recently fabricated devices suggests that efficiencies of greater than 90% are
within reach .
This work has made several original contributions to the development of power
electronics, integrated voltage regulators and CMOS-integrated electronics:
• A bandwidth extension technique for non-linear feedback controllers using a non-linear
gain element
• Methods for fabrication of thin-film magnetic clad and magnetic core inductors that
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are low profile and may be monolithically integrated with an active CMOS substrate
• A method to provide vector control of induced magnetic anisotropy using an in-situ
quadrupole electromagnet in ultra-high vacuum sputtering systems
• A method for integration of devices from heterogeneous processes using chip stacking
• The first demonstration of a monolithically integrated switched-inductor voltage reg-
ulator with load current exceeding 1A
These contributions have resulted in the following peer-reviewed publications:
• N. Sturcken, M. Petracca, S. Warren, L. P. Carloni, A. V. Peterchev, and K. L.
Shepard, An Integrated Four-Phase Buck Converter Delivering 1A/mm2 with 700ps
Controller Delay and Network-on-Chip Load in 45-nm SOI, in 2011 IEEE Custom
Integrated Circuits Conference - CICC 2011. IEEE, 2011, pp. 14.
• N. Sturcken, M. Petracca, S. Warren, P. Mantovani, L. P. Carloni, A. V. Peterchev,
and K. L. Shepard, A Switched-Inductor Integrated Voltage Regulator With Nonlinear
Feedback and Network-on-Chip Load in 45 nm SOI, IEEE Journal of Solid-State
Circuits, vol. 47, no. 8, pp. 19351945, 2012.
• N. Sturcken, R. Davies, C. Cheng, W. E. Bailey, and K. L. Shepard, Design of coupled
power inductors with crossed anisotropy magnetic core for integrated power conver-
sion, in Applied Power Electronics Conference and Exposition (APEC), 2012 Twenty-
Seventh Annual IEEE, 2012, pp. 417423.
• N. Sturcken et al., A 2.5D Integrated Voltage Regulator Using Coupled- Magnetic-
Core Inductors on Silicon Interposer Delivering 10.8A/mm2 in Solid-State Circuits
Conference Digest of Technical Papers (ISSCC), 2012 IEEE International, 2012, pp.
400402.
• C. Cheng, N. Sturcken, K. Shepard, and W. E. Bailey, Vector control of induced
magnetic anisotropy using an in situ quadrupole electromagnet in ultrahigh vacuum
sputtering, Review of Scientific Instruments, vol. 83, no. 6, pp. 063 903063 903, 2012.
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• N. Sturcken et al., A 2.5D Integrated Voltage Regulator Using Coupled-Magnetic-
Core Inductors on Silicon Interposer, IEEE Journal of Solid-State Circuits In Press,
2013.
• N. Wang et al., Integrated on-chip inductors with electroplated magnetic yokes (in-
vited), Journal of Applied Physics, vol. 111, no. 7, p. 07E732, 2012.
• R. Davies, C. Cheng, N. Sturcken, K. Shepard, and E. W. Bailey, Coupled Inductors
with Crossed Anisotropy CoZrTa/SiO2 Multilayer Cores, Transactions on Magnetic
Materials, In Press, 2013.
• C. Cheng, R. Davies, N. Sturcken, K. Shepard, and E. W. Bailey, Optimization of
ultra-soft CoZrTa/SiO2/CoZrTa trilayer elements for integrated inductor structures,
Journal of Applied Physics, In Press, 2013.
6.2 Future Work
In order to commercialize the technology presented in this manuscript, issues relating to
reliability and process yield of the magnetic inductors must be addressed. The efficiency for
inductors based upon electroplated magnetic cores must improve, and wafer scale fabrication
of inductors based upon sputtered magnetic films must be demonstrated. Thick sputtered
films have a tendency to generate large stresses that result in wafer bow or cracking, this
may pose a serious obstacle to commercialization.
The primary benefits from integrated power conversion are achieved when the high
resolution control of the IVR is exposed to the system, so that power supply levels may
be dynamically optimized. This level of integration has not been demonstrated to date.
Future work must focus on determining the optimal integration and interface approaches
that will enable the the SoC or microprocessor to intelligently scale power supplies with
workload variation.
Along with efforts to commercialize IVRs for microprocessors and SoCs, there is
opportunity to leverage the developments in IVR technology for other applications. The
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high bandwidth regulation provided by many-phase buck converters with high switching
frequencies makes this technology attractive for power supply generation in RF polar trans-
mitters. Also, this manuscript has focused exclusively on buck converters for DC-DC power
down conversion, but buck-boost, boost and several other switched inductor converters can
also be constructed using the elements described here.
6.3 Final Thoughts
Integrated voltage regulators will improve efficiency for all digital computing platforms. The
work presented here demonstrates feasibility, and so, I believe this technology is in a state
where it may be commercialized. Efficiency must improve and reliability and yield must
be demonstrated for the technology the be commercially viable, but the potential benefits
justify further investment and exploration.
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